SLVS291B - MAY 2000 - REVISED OCTOBER 2002


- Dual Output Voltages for Split-Supply Applications
- Selectable Power-Up Sequencing for DSP Applications (See Part Number TPS708xx for Independently Enabled Outputs)
- Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
- Fast Transient Response
- Voltage Options are 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
- Open Drain Power-On Reset With 120-ms Delay


description

TPS707xx family devices are designed to provide a complete power management solution for TI DSP, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any TI DSP applications with power sequencing requirement. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset inputs, and enable function, provide a complete system solution.

- Open Drain Power Good for Regulator 1
- Ultralow 190 μA (typ) Quiescent Current
- 1 μA Input Current During Standby
- Low Noise: 65 μV_{RMS} Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD™ TSSOP Package
- Thermal Shutdown Protection

PWP PACKAGE (TOP VIEW)







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



SLVS291B - MAY 2000 - REVISED OCTOBER 2002

description (continued)

The TPS707xx family of voltage regulators offers very low dropout voltage and dual outputs with power up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10 uF low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable/adjustable voltage options. Regulator 1 can support up to 250 mA and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of $230~\mu\text{A}$ over the full range of output current). This LDO family also features a sleep mode; applying a high signal to $\overline{\text{EN}}$ (enable) shuts down both regulators, reducing the input current to $1~\mu\text{A}$ at $T_J = 25^{\circ}\text{C}$.

The device is enabled when the $\overline{\text{EN}}$ pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the V_{SENSE1} and V_{SENSE2} pins respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (i.e. over load condition) V_{OUT1} is turned off. Pulling the SEQ terminal low, reverses the power-up order and V_{OUT1} is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off(disabled).

The PG1 pin reports the voltage conditions at VOUT1. Power good can be used to implement a SVS for the circuitry supplied by regulator 1.

The TPS707xx features a \overline{RESET} (SVS, POR, or Power On Reset). \overline{RESET} output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. \overline{RESET} indicates the status of V_{OUT2} and both manual reset pins ($\overline{MR1}$ and $\overline{MR2}$). When V_{OUT2} reaches 95% of its regulated voltage and $\overline{MR1}$ and $\overline{MR2}$ are in the logic high state, \overline{RESET} goes to a high impedance state after 120 ms delay. \overline{RESET} goes to logic low state when V_{OUT2} regulated output voltage is pulled below 95% (i.e. over load condition) of its regulated voltage. To monitor V_{OUT1} , the PG1 output pin can be connected to $\overline{MR1}$ or $\overline{MR2}$.

The device has an undervoltage lockout UVLO circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5V.

AVAILABLE OPTIONS


TJ	REGULATOR 1 V _O (V)	REGULATOR 2 V _O (V)	TSSOP (PWP)
	3.3 V	1.2 V	TPS70745PWP
	3.3 V	1.5 V	TPS70748PWP
-40°C to 125°C	3.3 V	1.8 V	TPS70751PWP
	3.3 V	2.5 V	TPS70758PWP
	Adjustable (1.22 V to 5.5 V)	Adjustable (1.22 V to 5.5 V)	TPS70702PWP

NOTE: The TPS70702 is programmable using external resistor dividers (see application information) The PWP package is available taped and reeled. Add an R suffix to the device type (e.g., TPS70702PWPR).



SLVS291B - MAY 2000 - REVISED OCTOBER 2002

detailed block diagram - fixed voltage version




NOTES: A. For most applications, V_{SENSE1} and V_{SENSE2} should be externally connected to V_{OUT} as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the application information section.

B. If the SEQ terminal is floating at the input, $V_{\mbox{OUT2}}$ powers up first.

SLVS291B - MAY 2000 - REVISED OCTOBER 2002

detailed block diagram - adjustable voltage version




NOTES: A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the application information section.

B. If the SEQ terminal is floating at the input, VOUT2 powers up first.




RESET timing diagram (with V_{IN1} powered up and MR1 AND MR2 at logic high)



- NOTES: A. V_{RES} is the minimum input voltage for a valid RESET. The symbol V_{RES} is not currently listed within EIA or JEDEC standards for semiconductor symbology.
 - B. VIT –Trip voltage is typically 5% lower than the output voltage (95%VO) V_{IT} to V_{IT+} is the hysteresis voltage.

PG1 timing diagram



- NOTES: A. VpG1 is the minimum input voltage for a valid PG1. The symbol VpG1 is not currently listed within EIA or JEDEC standards for semiconductor symbology.
 - $B. \quad VIT-Trip\ voltage\ is\ typically\ 5\%\ lower\ than\ the\ output\ voltage\ (95\%V_O)\ V_{IT-}\ to\ V_{IT+}\ is\ the\ hysteresis\ voltage.$



SLVS291B - MAY 2000 - REVISED OCTOBER 2002

Terminal Functions

TERMIN	IAL		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
EN	6	I	Active low enable		
GND	8		Ground		
MR1	4	I	Manual reset input 1, active low, pulled up internally		
MR2	5	I	Manual reset input 2, active low, pulled up internally		
NC	1, 11, 20		No connection		
PG1	16	0	Open drain output, low when VOUT1 voltage is less than 95% of the nominal regulated voltage		
RESET	15	0	Open drain output, SVS (power on reset) signal, active low		
SEQ	7	I	Power up sequence control: SEQ=High, V_{OUT2} powers up first; SEQ=Low, V_{OUT1} powers up first, SEQ terminal pulled up internally.		
V _{IN1}	2, 3	I	Input voltage of regulator 1		
V _{IN2}	9, 10	I	Input voltage of regulator 2		
VOUT1	18, 19	0	Output voltage of regulator 1		
VOUT2	12, 13	0	Output voltage of regulator 2		
VSENSE2/FB2	14	I	Regulator 2 output voltage sense/ regulator 2 feedback for adjustable		
V _{SENSE1} /FB1	17	Ī	Regulator 1 output voltage sense/ regulator 1 feedback for adjustable		

detailed description

The TPS707xx low dropout regulator family provides dual regulated output voltages for DSP applications that require a high-performance power management solution. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. TPS707xx family has an enable feature which puts the device in sleep mode reducing the input currents to less than 3 μ A. Other features are integrated SVS (power on reset, RESET) and power good (PG1) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS707xx, unlike many other LDOs, feature very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS707xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

pin functions

enable

The $\overline{\mathsf{EN}}$ terminal is an input which enables or shuts down the device. If $\overline{\mathsf{EN}}$ is at a voltage high signal the device is in shutdown mode. When the $\overline{\mathsf{EN}}$ goes to voltage low, then the device is enabled.

sequence

The SEQ terminal is an input that programs which output voltage (V_{OUT1} or V_{OUT2}) is turned on first. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time the V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (i.e., over load condition) V_{OUT1} is turned off. This terminal has a 6- μ A pullup current to V_{IN1} .

Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. For detail timing diagrams refer to Figures 36 and 42.



SLVS291B - MAY 2000 - REVISED OCTOBER 2002

power-good

The PG1 terminal is an open drain, active high output terminal which indicates the status of the V_{OUT1} regulator. When the V_{OUT1} reaches 95% of its regulated voltage, PG1 goes into a high impedance state. PG1 goes into a low impedance state when V_{OUT1} is pulled below 95% (i.e. over-load condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pullup resistor

manual reset pins (MR1 and MR2)

 $\overline{MR1}$ and $\overline{MR2}$ are active low input terminals used to trigger a reset condition. When either $\overline{MR1}$ or $\overline{MR2}$ is pulled to logic low, a POR (\overline{RESET}) occurs. These terminals have a 6- μ A pullup current to V_{IN1} .

sense (VSENSE1, VSENSE2)

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, sense connects to high-impedance wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way to minimize/avoid noise pickup. Adding RC networks between the V_{SENSE} terminals and V_{OLIT} terminals to filter noise is not recommended because it can cause the regulators to oscillate.

FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between the FB terminals and V_{OUT} terminals to filter noise is not recommended because it can cause the regulators to oscillate.

RESET indicator

The TPS707xx features a $\overline{\text{RESET}}$ (SVS, POR, or power on reset). $\overline{\text{RESE}}$ can be used to drive power-on reset circuitry or a low-battery indicator. $\overline{\text{RESET}}$ is an active low, open drain output which indicates the status of the V_{OUT2} regulator and both manual reset pins ($\overline{\text{MR1}}$ and $\overline{\text{MR2}}$). When V_{OUT2} exceeds 95% of its regulated voltage, and $\overline{\text{MR1}}$ and $\overline{\text{MR2}}$ are in the high impedance state, $\overline{\text{RESET}}$ goes to a high-impedance state after 120-ms delay. $\overline{\text{RESET}}$ goes to a low impedance state when V_{OUT2} is pulled below 95% (i.e. over load condition) of its regulated voltage. To monitor V_{OUT1} , PG1 output pin can be connected to $\overline{\text{MR1}}$ or $\overline{\text{MR2}}$. The open drain output of the $\overline{\text{RESET}}$ terminal requires a pullup resistor. If $\overline{\text{RESET}}$ is not used, it can be left floating.

V_{IN1} and V_{IN2}

V_{IN1} and V_{IN2} are input to the regulators. Internal bias voltages are powered by V_{IN1}.

V_{OUT1} and V_{OUT2}

V_{OUT1} and V_{OUT2} are output terminals.



SLVS291B - MAY 2000 - REVISED OCTOBER 2002

absolute maximum ratings over operating junction temperature (unless otherwise noted)

Input voltage range‡: V _{IN1}	$-0.3\ V$ to 7 V
V _{IN2}	0.3 V to 7 V
Voltage range at EN	–0.3 V to 7 V
Output voltage range (VOUT1, VSENSE1)	5.5 V
Output voltage range (VOUT2, VSENSE2)	5.5 V
Maximum RESET, PG1 voltage	7 V
Maximum MR1, MR2, and SEQ voltage	V _{IN1}
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Tables
Operating virtual junction temperature range, T _J	40°C to 150°C
Storage temperature range, T _{stq}	65°C to 150°C
ESD rating, HBM	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	AIR FLOW (CFM)	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$	DERATING FACTOR	T _A = 70°C	T _A = 85°C
514/56	0	3.067 W	30.67 mW/°C	1.687 W	1.227 W
PWP§	250	4.115 W	41.15 mW/°C	2.265 W	1.646 W

[§] This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on 4-in × 4-in ground layer. For more information, refer to TI technical brief SLMA002.

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V _I †	2.7	6	V
Output current, IO (regulator 1)	0	250	mA
Output current, I _O (regulator 2)	0	125	mA
Output voltage range (for adjustable option)	1.22	5.5	V
Operating virtual junction temperature, T _J	-40	125	°C

[†] To calculate the minimum input voltage for maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$



[‡] All voltages are tied to network ground.

SLVS291B - MAY 2000 - REVISED OCTOBER 2002

electrical characteristics over recommended operating junction temperature ($T_J = -40^{\circ}C$ to 125°C) V_{IN1} or $V_{IN2} = V_{O(nom)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$, $C_O = 33$ μF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
	Reference	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V},$ FB connected to V _O T _J = 25°C	1.22	!	
	voltage	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}$, FB connected to V_{O}	1.196	1.244	
	4.00/.0.1	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$	1.2		1
	1.2 V Output	2.7 V < V _I < 6 V	1.176	1.224	
	4.E.V.Outmut	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$	1.5	i	V
VO Output voltage (see Notes 1 and 3)	1.5 V Output	2.7 V < V _I < 6 V	1.47	1.53	
(see Notes 1 and 3)	1.8 V Output	$2.8 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$	1.8		
	1.8 v Output	2.8 V < V _I < 6 V	1.764	1.836	
	2 E V Output	$3.5 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$	2.5	;	
	2.5 V Output	3.5 V < V _I < 6 V	2.45	2.55	
	3.3 V Output	$4.3 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$	3.3	1	V
	3.3 v Output	4.3 V < V _I < 6 V	3.234	3.366	V
Quiescent current (GND current) for regulator 1 and		See Note 3, $T_J = 25^{\circ}C$	190	1	μΑ
regulator 2, EN = 0 V, (see Note 1)		See Note 3		230	
Output voltage line regulation (ΔV _O /V _O)	for regulator 1 and	$V_O + 1 V < V_I \le 6 V$, $T_J = 25^{\circ}C$, See Note 1	0.01%	1	V
regulator 2 (see Note 2)		$V_O + 1 V < V_I \le 6 V$, See Note 1		0.1%	V
Load regulation for VOUT1 and VOUT2		$T_J = 25^{\circ}C$, See Note 3	1		mV
V Output poice voltage	Regulator 1	DW = 200 Hz to 50 kHz	65		μVrms
V _n Output noise voltage	Regulator 2	egulator 2 BW = 300 Hz to 50 kHz, C_{O} = 33 μ F, T_{J} = 25°C		1	μνιτις
Output current limit	Regulator 1	V _O = 0 V	1.6	1.9	Α
Output current limit	Regulator 2	VO = 0 V	0.750	1	А
Thermal shutdown junction temperature			150	1	°C
Regulator 1 an		$\overline{\text{EN}} = V_{\text{J}}, \qquad \qquad T_{\text{J}} = 25^{\circ}\text{C}$		2	
I _I (standby) Standby current	Regulator 2	EN = V _I		6	μΑ
PSRR Power supply ripple rejection		$f = 1 \text{ kHz}, C_O = 33 \mu\text{F}, T_J = 25^{\circ}\text{C}, See \text{ Note 1}$	60	1	dB
FB terminal					
Input current – TPS70702		FB = 1.8 V	1		μΑ

NOTES: 1. Minimum input operating voltage is 2.7 V or V_{O(typ)} + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output current

2. If $V_O < 1.8 \text{ V}$ then $V_{Imax} = 6 \text{ V}$, $V_{Imin} = 2.7 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.7 \text{ V})}{100} \times 1000$$

If $V_0 > 2.5 \text{ V}$ then $V_{lmax} = 6 \text{ V}$, $V_{lmin} = V_0 + 1 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{\text{Imax}} - (V_O + 1))}{100} \times 1000$$

3. $I_O = 1$ mA to 250 mA for regulator 1 and 1 mA to 125 mA for regulator 2.

SLVS291B - MAY 2000 - REVISED OCTOBER 2002

electrical characteristics over recommended operating junction temperature ($T_J = -40^{\circ}\text{C}$ to 125°C) V_{IN1} or $V_{\text{IN2}} = V_{\text{O(nom)}} + 1$ V, $I_{\text{O}} = 1$ mA, $\overline{\text{EN}} = 0$, $C_{\text{O}} = 33~\mu\text{F}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET terminal				<u>_</u>	
Minimum input voltage for valid RESET	I _(RESET) = 300 μA, V _(RESET) ≤ 0.8 V		1.0	1.3	V
Trip threshold voltage	V _O decreasing	92%	95%	98%	Vo
Hysteresis voltage	Measured at V _O		0.5%		VO
t(RESET)	RESET pulse duration	80	120	160	ms
tr(RESET)	Rising edge deglitch		30		μs
Output low voltage	V _I = 3.5 V,		0.15	0.4	V
Leakage current	V(RESET) = 6 V			1	μΑ
PG1 terminal				<u>_</u>	
Minimum input voltage for valid PG1	$I_{O(PG1)} = 300 \mu A,$ $V_{(PG1)} \le 0.8 V$		1.0	1.3	V
Trip threshold voltage	V _O decreasing	92%	95%	98%	Vo
Hysteresis voltage	Measured at VO		0.5%		Vo
t _f (PG1)	Falling edge deglitch		30		μs
Output low voltage	$V_{I} = 2.7 \text{ V},$ $I_{(PG1)} = 1 \text{ mA}$		0.15	0.4	V
Leakage current	V _(PG1) = 6 V			1	μΑ
EN terminal		-		<u> </u>	
High level EN input voltage		2			V
Low level EN input voltage				0.7	V
Input current (EN)		-1		1	μΑ
SEQ terminal		•			
High level SEQ input voltage		2			V
Low level SEQ input voltage				0.7	V
SEQ pullup current source			6		μΑ
MR1/MR2 terminal					
High level input voltage		2			V
Low level input voltage				0.7	V
Pullup current source			6		μΑ
V _{OUT2} terminal					
V _{OUT2} UV comparator – positive-going input threshold voltage of V _{OUT1} UV comparator		80% V _O	83% V _O	86% V _O	V
V _{OUT2} UV comparator – falling edge deglitch	V _{SENSE_2} decreasing below threshold		140		μs
V _{OUT2} UV comparator – falling edge deglitch	V _{SENSE_2} decreasing below threshold		140		μs
Peak output current	2 ms pulse width		375		mA
Discharge transistor current	V _{OUT2} = 1.5 V		7.5		mA
V _{OUT1} terminal					
V _{OUT1} UV comparator – positive-going input threshold voltage of V _{OUT1} UV comparator		80% V _O	83% V _O	86% V _O	V
V _{OUT1} UV comparator – hysteresis			0.5% V _O		mV
VOUT1 UV comparator – falling edge deglitch	VSENSE_1 decreasing below threshold		140		μs
B	$I_O = 250 \text{ mA}, \qquad V_{IN1} = 3.2 \text{ V}, \qquad T_J = 25^{\circ}\text{C}$		83		
Dropout voltage (see Note 4)	I _O = 250 mA, V _{IN1} = 3.2 V			140	mV
Peak output current	2 ms pulse width		750		mA
Discharge transistor current	V _{OUT1} = 1.5 V		7.5		mA
UVLO threshold		2.4		2.65	V


NOTE 4: Input voltage $(V_{1N1} \text{ or } V_{1N2}) = V_O(Typ) - 100 \text{ mV}$. For the 1.5-V, 1.8-V and 2.5-V regulators, the dropout voltage is limited by input voltage range. The 3.3 V regulator input voltage is to 3.2 V to perform this test.



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V-	Output voltage	vs Output current	1 – 3
Vo	Output voltage	vs Junction temperature	4 – 7
	Ground current	vs Junction temperature	8
PSRR	Power supply rejection ratio	vs Frequency	9 – 12
	Output spectral noise density	vs Frequency	13 – 16
Z _o	Output impedance	vs Frequency	17 – 20
	Duenesia velte es	vs Junction temperature	21, 22
	Dropout voltage	vs Input voltage	23, 24
	Load transient response		25, 26
	Line transient response		27, 28
Vo	Output voltage	vs Time (start-up)	29, 30
	Equivalent series resistance (ESR)	vs Output current	32 – 35



TYPICAL CHARACTERISTICS

TPS70745 OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 3

TPS70751 OUTPUT VOLTAGE vs JUNCTION TEMPERATURE




Figure 4

TPS70751 OUTPUT VOLTAGE vs JUNCTION TEMPERATURE





Figure 5



TYPICAL CHARACTERISTICS




GROUND CURRENT JUNCTION TEMPERATURE 210 Regulator 1 and Regulator 2 200 IOUT1 = 1 mA IOUT2 = 1 mAGround Current – μA 190 180 I_{OUT1} = 250 mA 170 IOUT2 = 125 mA 160 150 -40 -25 -10 20 35 50 65 80 95 110 125 T_J – Junction Temperature – °C




Figure 8

TYPICAL CHARACTERISTICS


TPS70751 **POWER SUPPLY REJECTION RATIO** vs **FREQUENCY** -10 I_O = 10 mA PSRR - Power Supply Rejection Ratio - dB $C_0 = 22 \, \mu F$ -20 V_{OUT1} -30-40 -50 -60 -70 -80 -90<u>-</u> 100 100 k 1 k 10 k 1 M f - Frequency - Hz Figure 9





TPS70751 **POWER SUPPLY REJECTION RATIO FREQUENCY** -10 $I_0 = 10 \text{ mA}$ PSRR - Power Supply Rejection Ratio - dB $C_0 = 22 \mu F$ -20 V_{OUT2} -30 -40 -50 -60 -70 -80 -90 100 10 10 k 100 k 1 M f - Frequency - Hz Figure 11




TYPICAL CHARACTERISTICS












TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS





TPS70702





TYPICAL CHARACTERISTICS




Figure 28

Figure 27

TYPICAL CHARACTERISTICS[†]




Figure 31. Test Circuit for Typical Regions of Stability

[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



TYPICAL CHARACTERISTICS[†]

C

ESR - Equivalent Series Resistance -

 C_{i}


ESR - Equivalent Series Resistance -

vs **OUTPUT CURRENT** 10 REGION OF INSTABILITY C ESR - Equivalent Series Resistance - $V_{O} = 3.3 \text{ V}$ $C_0 = 10 \, \mu F$ T_J = 25°C 1 0.1 50 m Ω **REGION OF INSTABILITY** 0.01 50 100 150 200 250 IO - Output Current - mA Figure 32


TYPICAL REGION OF STABILITY


EQUIVALENT SERIES RESISTANCE[†]

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†] **OUTPUT CURRENT**




TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**[†] VS





TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**[†] VS **OUTPUT CURRENT**



[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.



APPLICATION INFORMATION

sequencing timing diagrams


The following figures provide a timing diagram of how this device functions in different configurations.


application conditions not shown in block diagram:

 V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic low; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and \overline{RESET} are at logic low. With SEQ at logic low, when \overline{EN} is taken to logic low, V_{OUT1} turns on. V_{OUT2} turns on after V_{OUT1} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, \overline{RESET} is pulled to logic high after a 120 ms delay. When \overline{EN} is returned to logic high, both devices power down and both PG1 (tied to $\overline{MR2}$) and \overline{RESET} return to logic low.





NOTE A: t1 – Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.

Figure 36. Timing When SEQ = Low



APPLICATION INFORMATION


sequencing timing diagrams (continued)


application conditions not shown in block diagram:

 V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and \overline{RESET} are at logic low. With SEQ at logic high, when \overline{EN} is taken to logic low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, \overline{RESET} is pulled to logic high after a 120 ms delay. When \overline{EN} is returned to logic high, both devices turn off and both PG1 (tied to $\overline{MR2}$) and \overline{RESET} return to logic low.





NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 37. Timing When SEQ = High



APPLICATION INFORMATION


sequencing timing diagrams (continued)

application conditions not shown in block diagram: $_{\rm V_I}$


 V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is initially at logic high but is eventually toggled.

explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when EN is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When MR1 is taken low, RESET returns to logic low but the



outputs remain in regulation. When $\overline{MR1}$ is returned to logic high, since both V_{OUT1} and V_{OUT2} remain above 95% of their respective regulated output voltages and $\overline{MR2}$ (tied to PG1) remains at logic high, \overline{RESET} is pulled to logic high after a 120 ms delay.



NOTE A: t1 – Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.

Figure 38. Timing When MR1 is Toggled



APPLICATION INFORMATION


sequencing timing diagrams (continued)


application conditions not shown in block diagram:

V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO}; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when EN is taken low, VOUT2 turns on. VOLIT1 turns on after VOLIT2 reaches 83% of its regulated output voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both VOUT1 and VOLIT2 reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When a fault on VOUT1 causes it to fall below 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic low, causing RESET to return to logic low. VOLIT2 remains on because SEQ is high.





NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 39. Timing When V_{OUT1} Faults Out



APPLICATION INFORMATION


sequencing timing diagrams (continued)

application conditions not shown in block diagram: VI


 V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the $V_{UV\underline{LO}}$; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is left unconnected and is therefore at logic high.

explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and \overline{RESET} are at logic low. With SEQ at logic high, when \overline{EN} is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, \overline{RESET} is pulled to logic high after a 120 ms delay. When a fault on V_{OUT2} causes it to fall below 95% of its regulated



output voltage, \overline{RESET} returns to logic low and V_{OUT1} begins to power down because SEQ is high. When V_{OUT1} falls below 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) returns to logic low.



NOTE A: t1 – Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.


Figure 40. Timing When V_{OUT2} Faults Out



APPLICATION INFORMATION

split voltage DSP application

Figure 41 shows a typical application where the TPS70751 is powering up a DSP. In this application by grounding the SEQ pin, $V_{OUT1}(I/O)$ is powered up first, and then $V_{OUT2}(core)$.



NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.


Figure 41. Application Timing Diagram (SEQ = Low)



APPLICATION INFORMATION

split voltage DSP application (continued)

Figure 42 shows a typical application where the TPS70751 is powering up a DSP. In this application by pulling up the SEQ pin, $V_{OUT2}(Core)$ is powered up first, and then $V_{OUT1}(I/O)$.



NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 42. Application Timing Diagram (SEQ = High)



APPLICATION INFORMATION

input capacitor

For a typical application, an input bypass capacitor $(0.1 \,\mu\text{F} - 1 \,\mu\text{F})$ is recommended. This capacitor filters any high frequency noise generated in the line. For fast transient condition where droop at the input of the LDO may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependant on the output current and response time of the main power supply, as well as the distance to the V_I pins of the LDO.

output capacitor

As with most LDO regulators, the TPS707xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance values are 10 μ F ceramic capacitors with an ESR (equivalent series resistance) between 50 m Ω and 2.5 Ω or 6.8 μ F tantalum capacitors with ESR between 250 m Ω and 4 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors with capacitance values greater than 10 μ F are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Below is a partial listing of surface-mount capacitors usable with the TPS707xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

VALUE	MFR.	MAX ESR†	PART NO.
22 μF	Kemet	345 m Ω	7495C226K0010AS
33 μF	Sanyo	100 m Ω	10TPA33M
47 μF	Sanyo	100 m Ω	6TPA47M
68 μF	Sanyo	45 m Ω	10TPC68M

ESR and transient response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called equivalent series resistance (ESR), and the inductive impedance is called equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 43.




Figure 43. – ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.



APPLICATION INFORMATION

Figure 44 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 44. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ($V(C_O) = V_O$). This means no current is flowing into the C_O branch. If I_O suddenly increases (transient condition), the following occurs:

The LDO is not able to supply the sudden current need due to its response time (t_1 in Figure 45). Therefore, capacitor C_O provides the current for the new load condition (dashed arrow). C_O now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop occurs at R_{ESR} . This voltage is shown as V_{ESR} in Figure 44.

When C_O is conducting current to the load, initial voltage at the load will be $V_O = V(C_O) - V_{ESR}$. Due to the discharge of C_O , the output voltage V_O drops continuously until the response time t_1 of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t_2 in Figure 45.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.

APPLICATION INFORMATION

conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 45. – Correlation of Different ESRs and Their Influence to the Regulation of $V_{\rm O}$ at a Load Step From Low-to-High Output Current



APPLICATION INFORMATION

programming the TPS70702 adjustable LDO regulator


The output voltage of the TPS70702 adjustable regulators is programmed using external resistor dividers as shown in Figure 46.

Resistors R1 and R2 should be chosen for approximately 50 μ A divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at approximately 50 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \times R2$$

where

 $V_{ref} = 1.224 \text{ V typ (the internal reference voltage)}$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	31.6	30.1	kΩ
3.3 V	51.1	30.1	kΩ
3.6 V	59.0	30.1	kΩ

Figure 46. TPS70702 Adjustable LDO Regulator Programming

regulator protection

Both TPS707xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS707xx also features internal current limiting and thermal protection. During normal operation, the TPS707xx regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

SLVS291B - MAY 2000 - REVISED OCTOBER 2002

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

where

T_.Imax is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 20-terminal PWP with no airflow.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.




MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated