

PRELIMINARY

October 1993

Data Sheet

Universal Peripheral Controller III

82C721

Copyright Notice

Copyright © 1993 Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the express written permission of Chips and Technologies, Inc.

Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

Trademark Acknowledgement

CHIPS, CHIPS logotype, NEAT, and SCAT are registered trademarks of Chips and Technologies, Inc.

CHIPSet, CHIPSInk, CHIPSPak, CHIPSPort, CHIPS/230, CHIPS/250, CHIPS/280, CHIPS/450, LeAPSet, LeAPSetsx, MICROCHIPS, NEATsx, PC/CHIP, PC Video, PEAK, SCATsx, SMARTMAP, WINCHIP, and Wingine are trademarks of Chips and Technologies, Incorporated.

IBM®, AT, XT, PS/2, Micro Channel, Enhanced Graphics Adapter, Color Graphics Adapter, Video Graphics Adapter, IBM Color Display, and IBM Monochrome Display are trademarks of International Business Machines Corporation-

Disclaimer


This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the data sheet. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.



82C721 Universal Peripheral Controller III

- For MOTHERBOARD Applications with configuration via software
- Low Power CMOS, 100 pin PQFP Package
- On Chip Power Management Features, Controllable Through Hardware and/or Software
- 100% IBM PC-XT/AT Compatibility.
- 24 mA IBM PC-AT/XT Bus Interface Buffers
- Schmitt Trigger Input on Reset Pin and FDC interface inputs
- Two 16450 Compatible UARTs
- Second serial port data rate can be programmed to support MIDI data rate (31.25KBaud)
- One IBM PC-XT/AT Compatible Enhanced (Bi-Directional) Parallel Port
- 24 mA Parallel Port Output Drivers

- Provides a complete IDE interface for embedded hard disk drives
- Single 24 MHz Crystal/Oscillator for UART and Floppy Disk Controller
- Fully uPD72065B and IBM-BIOS Compatible Floppy Controller
 - 48 mA floppy drive interface buffers
 - Data rate and drive control registers
 - Two pin programmable precompensation modes
 - Supports 4 drive interfaces directly without external decoding
 - DMA enable logic
 - Support for 250 kb/s, 300 kb/s and 500kb/s data rates
- High performance Digital Data Separator
- Pin and Software Compatible with 82C711
- No External Filter Components
- Game Port Chip Select





Revision History

<u>Revision</u>	Date	By	Comment
1.0	7/92	PK	Addendum to 82C711/712 Data Sheet - Rough Draft
1.1	4/93	PK/ST	Internal Review
2.0	5/93	PK/ST	Modified ELectrical Specifications
			Official Release
3.0	10/93	ST	Pinout diagram: Pin#100 was labeled as "Vss". It should be labeled as "Vcc".
			Data Separator: All references to the analog data separator should be ignored.
			These references are made on page 27 (Introduction Section) and
			on page 49 (Floppy Disk Controller Section). The 82C721 has a
			digital data separator and it does not require any external filter
			components.



Table of Contents

- 1.0 INTRODUCTION
- 2.0 82C721 PIN DESCRIPTIONS
- 3.0 SERIAL PORT
- 4.0 PARALLEL PORT
- 5.0 IDE INTERFACE
- 6.0 FLOPPY CONTROL PORT
- 7.0 82C721 CONFIGURATION REGISTERS
- 8.0 POWER MANAGEMENT
- 9.0 PC/XT DESIGN APPLICATION
- **10.0 ELECTRICAL CHARACTERISTICS**
- **11.0 MECHANICAL SPECIFICATIONS**



1.0 Introduction

The CHIPS 82C721 enhanced I/O peripheral controller is a single-chip solution offering complete I/O capabilities for PC/AT and PC/XT environments. The 82C721 supports motherboard applications with configuration via software.

The 82C721 features a floppy disk controller, a digital data separator, two 16450 compatible UARTs, a bidirectional parallel port, an IDE interface control logic and a game port chip select.

The floppy disk controller is software compatible with NEC uPD72065B floppy disk controller. The controller supports up to four drives directly. The digital data separator is capable of data transfer rates up to 500kb/sec and requires no external components.

The 82C721 has two UARTs which are compatible with NS16450 UARTs. The IDE control logic provides a complete IDE interface for embedded hard disk drives. The bidirectional parallel port maintains complete compatibility with ISA and PS/2 parallel ports. It can be configured for either output mode or for bidirectional mode.

The configuration RAM and circuitry support programmable base addresses for all the registers. Selection of sources of interrupts, enabling and configuring of on-chip subsystems and the control of the configuration process itself are also handled by this RAM and its associated circuitry. The game port chip select provides a predefined I/O address decode for games and joy stick applications.


The 82C721, designed for motherboard applications, is provided with several power management features, which are controllable through hardware or software. In hardware, the device can be completely powered down through a power-down pin. In this mode, all inputs are disabled, all outputs are inactive, and the contents of all registers are preserved (as long as the power supply is maintained). In software, the device allows each port to be powered down independently.

The 82C721 features 24mA drivers for output buffers, including the host data bus and the parallel port data bus. The floppy output drivers are capable of sinking 48mA. The host interface is PC compatible and can be connected directly to the ISA bus.





2.0 Pinout (Standard QFP)



2.1 F82C721 Pin List

ACK 62 I - MTR1 5 OD 48mA AEN 46 I - MTR2 94 OD 48mA AUTOFD 76 OC 24mA MTR3 95 OD 48mA BUSY 61 I - PD3-PD0 68-71 I/OH 24mA CTS1 82 I - PD7-PD4 63-66 I/OH 24mA CTS2 92 I - PE 60 I - D0-D3 48-51 I/OH 24mA PIRTR 39 T 24mA D4D7 53-56 I/OH 24mA PREN 18 I - DACK 36 I - PRATA 16 IS - DCD1 85 I - RESET 57 IS - DRV 7 OD 48mA -R11 84 I - DRV1 3 OD 48mA -R12 86 I -	Pin Name	Pin#	Dir	Drive	Pin Name	Pin#	Dir	Drive
ACK 62 I - MTR1 5 OD 48mA AEN 46 I - MTR2 94 OD 48mA AUTOFD 76 OC 24mA MTR3 95 OD 48mA BUSY 61 I - PD3-PD0 68-71 I/OH 24mA CTS1 82 I - PD7-PD4 63-66 I/OH 24mA CTS2 92 I - PE 60 I - D0-D3 48-51 I/OH 24mA PIRTR 39 T 24mA D4D7 53-56 I/OH 24mA PREN 18 I - DACK 36 I - PRATA 16 IS - DCD1 85 I - RESET 57 IS - DRV 7 OD 48mA -R11 84 I - DRV1 3 OD 48mA -R12 86 I -	A0-A6	28-34	I	_	IRQ4	38	Т	24mA
ACK 62 I - MTR1 5 OD 48mA ALTOFD 76 OC 24mA MTR3 95 OD 48mA AUTOFD 76 OC 24mA MTR3 95 OD 48mA BUSY 61 I - P07-PD4 63-66 I/OH 24mA CTS1 82 I - PD7-PD4 63-66 I/OH 24mA CTS2 92 I - PE 60 I - D0-D3 48-51 I/OH 24mA PIRTR 39 T 24mA D4-D7 53-56 I/OH 24mA PREN 18 I - DCD1 85 I - RESET 57 IS - DCD2 87 I - RESET 57 IS - DR 7 OD 48mA -RI1 84 I - DRV1 3 OD 48mA -RTS1 81 O 4mA	A7-A9	41-43	Ι	_	-MTR0	2	OD	48mA
AEN 46 I - MTR2 94 OD 48mA AUTOFD 76 OC 24mA MTR3 95 OD 48mA BUSY 61 I - PD3-PD0 68-71 I/OH 24mA CTS1 82 I - PD7-PD4 63-66 I/OH 24mA CTS2 92 I - PD7-PD4 63-66 I/OH 24mA D4-D7 53-56 I/OH 24mA PINTR 39 T 24mA D4-D7 53-56 I/OH 24mA PREN 18 I - -DACK 36 I - PROTA 16 IS - -DACK 36 I - RESET 57 IS - DR 7 OD 48mA -RI1 84 I - -DRV0 4 OD 48mA -RI2 86 I - DRV17P 19 I - RXD1 78 I -	-ACK	62	I	_	-MTR1		OD	48mA
AUTOFD 76 OC 24mA MTR3 95 OD 48mA BUSY 61 I - PD3-PD0 68-71 I/OH 24mA CTS1 82 I - PD7-PD4 636-66 I/OH 24mA CTS2 92 I - PE 60 I - D4-D3 48-51 I/OH 24mA PINTR 39 T 24mA D4-D7 53-56 I/OH 24mA PINTR 39 T 24mA D4-D7 53-56 I/OH 24mA PREN 18 I - -DCD1 85 I - RESET 57 <is< td=""> - DR 7 OD 48mA -RI12 86 I - DRV1 3 OD 48mA -RI22 86 I - DRV1 3 OD 48mA -RTS1 81 O 4mA <t< td=""><td>AEN</td><td></td><td>I</td><td>_</td><td>-MTR2</td><td>94</td><td>OD</td><td>48mA</td></t<></is<>	AEN		I	_	-MTR2	94	OD	48mA
BUSY 61 I - PD3-PD0 68-71 I/OH 24mA CTS1 82 I - PD7-PD4 63-66 I/OH 24mA CTS2 92 I - PE 60 I - D0-D3 48-51 I/OH 24mA PINTR 39 T 24mA D4-D7 53-56 I/OH 24mA PREN 18 I - DACK 36 I - PRDATA 16 IS - DCD1 85 I - RDATA 16 IS - DCD2 87 I - RDATA 16 IS - DRV1 3 OD 48mA -RI1 84 I - DRV2 96 OD 48mA -RTS1 81 O 4mA DRV2 96 OD 48mA -RTS2 91 O - <tr< td=""><td>-AUTOFD</td><td></td><td>OC</td><td>24mA</td><td>-MTR3</td><td>95</td><td>OD</td><td>48mA</td></tr<>	-AUTOFD		OC	24mA	-MTR3	95	OD	48mA
CTS1 82 I - PD7-PD4 63.66 I/OH 24mA CTS2 92 I - PE 60 I - D0-D3 48-51 I/OH 24mA PINTR 39 T 24mA D4-D7 53.56 I/OH 24mA PREN 18 I - -DACK 36 I - PRDATA 16 IS - -DCD1 85 I - - RDATA 16 IS - DR 7 OD 48mA -RI1 84 I - - DRV0 4 OD 48mA -RI2 86 I - - DRV1 3 OD 48mA -RTS2 91 O 4mA DRV2 96 OD 48mA -RTS2 91 O 4mA DRV1YP 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 <t< td=""><td>BUSY</td><td>61</td><td>I</td><td>_</td><td>PD3-PD0</td><td>68-71</td><td></td><td></td></t<>	BUSY	61	I	_	PD3-PD0	68-71		
CTS2 92 I - PE 60 I - D0-D3 48-51 I/OH 24mA PINTR 39 T 24mA D4-D7 53-56 I/OH 24mA PREN 18 I - -DACK 36 I - PWRGD 58 I - -DCD1 85 I - RESET 57 IS - DCD2 87 I - RESET 57 IS - DR 7 OD 48mA -RI1 84 I - DRV0 4 OD 48mA -RI2 86 I - DRV1 3 OD 48mA -RTS1 81 O 4mA DRV2 96 OD 48mA -RTS2 91 O 4mA DRV1P 19 I - RXD1 78 I - DSKCHG 17 IS - RXD1 73 OC 24mA DRVTP 19 I - SLCTI 59 I - DSK2 90 I - SLCTIN 73 OC <t< td=""><td>-CTS1</td><td></td><td>I</td><td>_</td><td>PD7-PD4</td><td></td><td></td><td></td></t<>	-CTS1		I	_	PD7-PD4			
D0-D3 48-51 I/OH 24mA PINTR 39 T 24mA D4-D7 53-56 I/OH 24mA PREN 18 I - DACK 36 I - PREN 18 I - -DCD1 85 I - RDATA 16 IS - -DCD2 87 I - RESET 57 IS - DR 7 OD 48mA -RI1 84 I - -DRV0 4 OD 48mA -RIS1 81 O 4mA -DRV3 97 OD 48mA -RTS2 91 O 4mA DRV1YP 19 - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - DSKCHG 17 IS - SLCTIN 73 OC 24mA -DTR	-CTS2	92	Ι	_	PE			_
D4-D7 53-56 I/OH 24mA PREN 18 I - -DACK 36 I - PWRGD 58 I - -DCD1 85 I - REATA 16 IS - -DCD2 87 I - RESET 57 IS - DIR 7 OD 48mA -RI1 84 I - -DRV0 4 OD 48mA -RI2 86 I - -DRV1 3 OD 48mA -RTS1 81 O 4mA DRV2 96 OD 48mA -RTS2 91 O 4mA DRV3 97 OD 48mA -RTS2 91 O 4mA DRV1YP 19 I - RXD1 78 I - DSKCHG 17 IS - RXD1 78 I - DSK2 90 I - SLCTN 73 OC 24mA -DTR	D0-D3	48-51	I/OH	24mA	PINTR			24mA
DACK 36 I - PWRGD 58 I - DCD1 85 I - -RDATA 16 IS - DCD2 87 I - RESET 57 IS - DIR 7 OD 48mA -RI1 84 I - -DRV0 4 OD 48mA -RI2 86 I - -DRV1 3 OD 48mA -RTS1 81 O 4mA -DRV2 96 OD 48mA -RTS1 81 O 4mA DRVTYP 19 I - RXD2 88 I - DSKCHG 17 IS - RXD2 88 I - DSK1 80 I - SLCTI 59 I - DSR2 90 I - TC 35 I - FDRQ 5	D4-D7				PREN		1	_
DCD1 85 I - RDATA 16 IS - DCD2 87 I - RESET 57 IS - DR 7 OD 48mA -RI1 84 I - DRV0 4 OD 48mA -RI2 86 I - DRV1 3 OD 48mA -RI2 86 I - DRV2 96 OD 48mA -RTS1 81 O 4mA DRV2 96 OD 48mA -RTS1 81 O 4mA DRV7P 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - DSKCHG 17 IS - RXD1 73 OC 24mA DTR1 80 I - SLCT 59 I - DSR2 90 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FDRQ 52 OH 24mA TXD1 79 O 4mA </td <td>-DACK</td> <td></td> <td></td> <td>_</td> <td>PWRGD</td> <td></td> <td>1</td> <td>_</td>	-DACK			_	PWRGD		1	_
DCD2 87 I - RESET 57 IS - DIR 7 OD 48mA -R11 84 I - DRV0 4 OD 48mA -R12 86 I - DRV1 3 OD 48mA -RI2 86 I - DRV2 96 OD 48mA -RTS1 81 O 4mA DRV72 96 OD 48mA -RTS1 81 O 4mA DRVTYP 19 I - RXD2 88 I - DSKCHG 17 IS - RXD2 88 I - DSKCHG 17 IS - RXD2 88 I - -DSR1 80 I - SLCT 59 I - -DTR2 93 O 4mA -STROBE 77 OC 24mA -FDRQ 52 OH 24mA -TKK0 13 IS - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA Vcc 15 - </td <td>-DCD1</td> <td></td> <td>Ì</td> <td>_</td> <td>-RDATA</td> <td>16</td> <td>IS</td> <td>_</td>	-DCD1		Ì	_	-RDATA	16	IS	_
DIR 7 OD 48mA -RI1 84 I - -DRV0 4 OD 48mA -RI2 86 I - DRV1 3 OD 48mA -RI2 86 I - DRV1 3 OD 48mA -RI2 81 O 4mA -DRV3 97 OD 48mA -RTS1 81 O 4mA -DRV1P 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - -DSR1 80 I - SLCT 59 I - -DTR1 83 O 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS <td>-DCD2</td> <td>87</td> <td>1</td> <td>_</td> <td>RESET</td> <td></td> <td></td> <td>_</td>	-DCD2	87	1	_	RESET			_
DRV0 4 OD 48mA -Rl2 86 I - -DRV1 3 OD 48mA RPM/LC 1 OD 48mA DRV2 96 OD 48mA -RTS1 81 O 4mA DRV3 97 OD 48mA -RTS1 81 O 4mA DRV7P 19 I - RXD1 78 I - DSKCHG 17 IS - RXD1 78 I - DSKCHG 17 IS - RXD1 78 I - DSK1 80 I - SLCT 59 I - DSR1 83 O 4mA -STEP 8 OD 48mA -DTR2 93 O 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA Vcc 15 - - HDSEL 11 OD 4mA Vss 47 -	DIR	7	OD	48mA		84		_
DRV1 3 OD 48mA RPM/LC 1 OD 48mA -DRV2 96 OD 48mA -RTS1 81 O 4mA -DRV3 97 OD 48mA -RTS2 91 O 4mA -DRV3 97 OD 48mA -RTS2 91 O 4mA DRVTYP 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - -DSR1 80 I - SLCT 59 I - -DTR1 83 O 4mA -STEP 8 OD 48mA -ERROR 75 I - TC 35 I - FINTR 40 T 24mA -TRK0 13 IS - FINTR 40 T 24mA Vcc 15 - - HDCS1 26 OH 24mA Vcc 15 - - H	-DRV0				-RI2	86	i	_
-DRV2 96 OD 48mA -RTS1 81 O 4mA -DRV3 97 OD 48mA -RTS2 91 O 4mA DRVTYP 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - -DSR1 80 I - SLCT 59 I - -DSR2 90 I - - SLCT 59 I - -DTR1 83 O 4mA -STEP 8 OD 48mA -DTR2 93 O 4mA -STROBE 77 OC 24mA -FRRQ 75 I - TC 35 I - FINTR 40 T 24mA -TRK0 13 IS - HDCS1 26 OH 24mA Vcc 15 - - HDCS1 26 OH 24mA Vcc 15 - -	-DRV1				RPM/LC	1	OD	48mA
-DRV3 97 OD 48mA -RTS2 91 O 4mA DRVTYP 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - DSR1 80 I - SLCT 59 I - -DSR2 90 I - SLCTIN 73 OC 24mA -DTR1 83 O 4mA -STEP 8 OD 48mA -DTR2 93 O 4mA -STROBE 77 OC 24mA -FRRQR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA Vcc 15 - - +HDCS1 26 OH 24mA Vcc 100 - -								
DRVTYP 19 I - RXD1 78 I - DSKCHG 17 IS - RXD2 88 I - -DSR1 80 I - SLCT 59 I - -DSR2 90 I - - SLCTIN 73 OC 24mA -DTR1 83 O 4mA -STEP 8 OD 48mA -DTR2 93 O 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FINTR 40 T 24mA -TRK0 13 IS - FORQ 52 OH 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA +DCS0 25 OH 24mA Vcc 15 - - HDES1 10 DD 48mA Vcc 100 - -								
DSKCHG 17 IS - RXD2 88 I - -DSR1 80 I - SLCT 59 I - -DSR2 90 I - - SLCT 59 I - -DTR1 83 O 4mA -STEP 8 OD 48mA DTR2 93 O 4mA -STEP 8 OD 48mA -ERROR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FORQ 52 OH 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS1 26 OH 24mA Vcc 15 - - HDES1 10 D4 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 67 - -							Ĩ	_
-DSR1 80 I - SLCT 59 I - -DSR2 90 I - - -SLCTIN 73 OC 24mA -DTR1 83 0 4mA -STEP 8 OD 48mA -DTR2 93 0 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FINTR 40 T 24mA -TKD1 79 0 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 67 - - IDEENLO 23 O 4mA Vss 67 - -				_			i	_
-DSR2 90 I - -SLCTIN 73 OC 24mA -DTR1 83 O 4mA -STEP 8 OD 48mA -DTR2 93 O 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - GAMECS 99 O 4mA TXD1 79 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - +HDCS1 26 OH 24mA Vcc 100 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 67 - - -IDEENHI 24 O 4mA Vss 67 - - -IDEENLO 23 O 4mA Vss 98 - -				_			i	_
-DTR1 83 O 4mA -STEP 8 OD 48mA -DTR2 93 O 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - +HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 98 - - -IDEENLO 23 O 4mA Vss 98 - - -INIT 74 OC 24mA - Vss 98 - - <				_			OC	24mA
-DTR2 93 O 4mA -STROBE 77 OC 24mA -ERROR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - +HDCS1 26 OH 24mA Vcc 100 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 67 - - -IDEENLO 23 O 4mA Vss 67 - - -INIT 74 OC 24mA Vss 98 - -				4mA				
-ERROR 75 I - TC 35 I - FDRQ 52 OH 24mA -TRK0 13 IS - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - -HDCS1 26 OH 24mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 67 - - -IDEENLO 23 O 4mA Vss 98 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - -WGATE 10 OD 48mA <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
FDRQ 52 OH 24mA -TRK0 13 IS - FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - -HDCS1 26 OH 24mA Vcc 72 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 67 - - -IDEENLO 23 O 4mA Vss 98 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOR 44 1 - -WGATE 10 OD 48mA								
FINTR 40 T 24mA TXD1 79 O 4mA -GAMECS 99 O 4mA TXD2 89 O 4mA -HDCS0 25 OH 24mA Vcc 15 - - +HDCS1 26 OH 24mA Vcc 72 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 67 - - -IDEENLO 23 O 4mA Vss 67 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (+HDACK) 27 I - -WGATE 10 OD 48mA -IOR 44 I - X1CLK 20 I -			ОH					
-GAMECS 99 0 4mA TXD2 89 0 4mA -HDCS0 25 0H 24mA Vcc 15 - - -HDCS1 26 0H 24mA Vcc 72 - - HDSEL 11 0D 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 0 4mA Vss 67 - - -IDEENLO 23 0 4mA Vss 98 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I								4mA
-HDCS0 25 OH 24mA Vcc 15 - - -HDCS1 26 OH 24mA Vcc 72 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 67 - - -IDEENLO 23 O 4mA Vss 67 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -								
-HDCS1 26 OH 24mA Vcc 72 - - HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 47 - - -IDEENLO 23 O 4mA Vss 67 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -								
HDSEL 11 OD 48mA Vcc 100 - - IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 O 4mA Vss 47 - - -IDEENLO 23 O 4mA Vss 67 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -							_	
IDED7 22 I/OH 24mA Vss 6 - - -IDEENHI 24 0 4mA Vss 47 - - -IDEENLO 23 0 4mA Vss 67 - - -INEENLO 12 IS - Vss 67 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -						100	_	_
-IDEENHI 24 O 4mA Vss 47 – -IDEENLO 23 O 4mA Vss 67 – -INDEX 12 IS – Vss 98 – – -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I – -WGATE 10 OD 48mA -IOR 44 I – -WRTPRT 14 IS – -IOW 45 I – X1CLK 20 I –							_	_
-IDEENLO 23 0 4mA Vss 67 - - -INDEX 12 IS - Vss 98 - - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -							_	
-INDEX 12 IS - -INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -							_	
-INIT 74 OC 24mA -WDATA 9 OD 48mA -IOCS16 (-HDACK) 27 I - -WGATE 10 OD 48mA -IOR 44 I - -WRTPRT 14 IS - -IOW 45 I - X1CLK 20 I -				_			_	_
-IOCS16 (-HDACK) 27 I – WGATE 10 OD 48mA -IOR 44 I – WRTPRT 14 IS – -IOW 45 I – X1CLK 20 I –				24mA				48mA
-IOR 44 I – WRTPRT 14 IS – -IOW 45 I – X1CLK 20 I –				, \				
-IOW 45 I – X1CLK 20 I –				_				
			-	_				_
37 + 24 $37 + 24$ 122 $21 + 24$ 102 $21 + 102$ $21 + 102$ $21 + 102$ $21 + 102$ 4 mA	IRQ3	37	Ť	24mA	X2	20	ò	4mA



2.2 HOST INTERFACE (29 pins)

PIN ** NUMBER	PIN SYMBOL	BUFFER TYPE	DESCRIPTION
38	IRQ3	Т	Serial port Interrupt Request (programmable polarity), 24 mA driver. The appropriate interrupt is enabled/disabled via the Interrupt Enable Register (IER). The interrupt is reset inactive after interrupt service. It is disabled through IER or hardware reset.
			IRQ4 originates from the Primary Serial Port (PSP) or Secondary Serial Port (SSP). IRQ4 is a source of PSP or SSP if their address port is programmed as COM1 or COM3.
37	IRQ3	Т	Serial port Interrupt Request (programmable polarity), 24 mA driver. The appropriate interrupt is enabled/disabled via the Interrupt Enable Register (IER). The interrupt is reset inactive after interrupt service. It is disabled through IER or hardware reset.
			IRQ3 originates from the Primary Serial Port (PSP) or Secondary Serial Port (SSP). IRQ4 is a source of PSP or SSP if their address port is programmed as COM2 or COM4.
40	FINTR (Floppy Controller Interrupt Request)	Т	Floppy controller Interrupt Request (programmable polarity), 24 mA driver. This interrupt is enabled/disabled via bit 3 of the Drive Control Register. The active output is used to get the attention of the CPU. The required action depends on the current function of the controller.
39	PINTR (Parallel Port Interrupt Requ	T est)The interr	Parallel port Interrupt Request (programmable polarity), 24 mA driver. upt is enabled/disabled via bit 4 of the Parallel Control Register. If enabled, the interrupt is generated following the -ACK signal input.
28-34 41-43	A0-A9 (I/O Address)	I	Host address bit 0-9. These address bits are latched internally at the beginning of -IOR or -IOW.
46	AEN I (Address Enable)		Active high Address Enable indicates DMA activity. Normally, this signal is used with A0-A9,-IOW,-IOR to decode I/O address ports.
44	-IOR (I/O Read)	I	Active low I/O read from host.
45	-IOW (I/O Write)	I	Active low I/O write from host.
57	RESET (Master Reset)	IS	Active high RESET from host (Schmitt-trigger input). RESET has to be valid for a minimum of 500 nanosecond. This resets the serial ports, parallel port, and the FDC. The effect of hardware reset is shown in the functional descriptions of each port. The configuration registers are not affected. Configuration registers come up in the default condition only on power up.
48-51 53-56	D0-D7 (Data Bus)	I/0H	Host data bus, 24 mA driver. This bi-directional data bus is used to transfer information between the CPU and the 82C721.
36	-DACK (DMA Acknowledge)	Ι	Active low input to acknowledge the DMA request . This signal normally is used to enable DMA read or write. It is enabled when bit 3 of Digital Output Register (DOR) is set.



2.2 HOST INTERFACE (29 pins) continued

PIN ** NUMBER	PIN Symbol	BUFFER TYPE	DESCRIPTION	
52	FDRQ (FDC DMA Request)	ОН	Active high FDC DMA request output signal to the host, 24 mA driver. This pin will tri-state when bit 3 of Digital Output Register (DOR) is reset.	
35	TC (Terminal Count)	I	Active high input signal indicates termination of DMA transfer, qualified by -DACK before use on chip.	

PIN DESCRIPTIONS

2.3 PARALLEL PORT CONTROLLER (17 pins)

66-63 (Port Data) the CF		DESCRIPTION	
		The bi-directional parallel data bus is used to transfer information between the CPU and peripherals. These signals have high current drive and are capable of sinking 24 mA $@~0.5V$	
-STROBE (Data Strobe)	OC	This active low output indicates to the peripheral that the data at the parallel port is valid. This pin has high current drive and is capable of sinking 24 mA $@$ 0.5V.	
-SLCTIN (Select Input)	OC	This active low output selects the printer when it is low. This pin has high current drive and is capable of sinking 24 mA $@$ 0.5V.	
-INIT (Initialize)	OC	This active low output initializes (resets) the printer when it is low. This pin has high current drive and is capable of sinking 24 mA $@$ 0.5V.	
-AUTOFD (Automatic Feed)	OC 24 mA @	When this output is low the printer automatically adds one line feed after each line is printed. This pin has high current drive and is capable of sinking 0.5V.	
-ACK (Acknowledge)	I	Active low Acknowledge input with internal pull-up resistor. Low indicates that data has been received and the printer is ready to accept more data.	
BUSY (Printer Busy)	I	Active high Busy input with internal pull-up resistor. The high input signal indicates the printer can not accept additional data.	
PE (Paper End)	I	Active high Paper End input with internal pull-up resistor. The high input signal indicates the printer is out of paper.	
SLCT (Select)	I	Active high device Select input with internal pull-up resistor. The input is set high by the printer when it is selected.	
-ERROR (Error)	I	Active low Error input with internal pull-up resistor. This input is set low by the printer when it detects the error.	
	SYMBOL PD0-PD7 (Port Data) -STROBE (Data Strobe) -SLCTIN (Select Input) -INIT (Initialize) -AUTOFD (Automatic Feed) -AUTOFD (Automatic Feed) BUSY (Printer Busy) PE (Paper End) SLCT (Select) -ERROR	SYMBOLTYPEPD0-PD7 (Port Data)I/OH-STROBE (Data Strobe)OC-SLCTIN (Select Input)OC-INIT (Initialize)OC-AUTOFD (Automatic Feed)OC-AUTOFD (Acknowledge)OCBUSY (Printer Busy)IPE (Paper End)ISLCT (Select)I-ERRORI	



2.4 SERIAL PORTS INTERFACE (16 pins)

PIN ** NUMBER	PIN Symbol	BUFFER TYPE	DESCRIPTION
82,92	-CTS1,-CTS2 (Clear to Send)	I	Active low Clear to Send inputs for Primary and Secondary serial ports. Handshake signal which notifies the UART that the MODEM is ready to receive data. The CPU can monitor the status of -CTS signal by reading bit 4 of Modem Status Register (MSR). A -CTS signal state change from low to high after the last MSR read will set the MSR bit 0 to a 1. If bit 3 of Interrupt Enable Register is set, the interrupt is generated when -CTS changes state. The -CTS signal has no effect on the transmitter.
			Note: Bit 4 of the MSR is the complement of -CTS.
80,90	-DSR1,-DSR2 (Data Set Ready)	I	Active low Data Set Ready inputs for Primary and Secondary serial ports. Handshake signal which notifies the UART that the MODEM is ready to establish the communication link. The CPU can monitor the status of -DSR signal by reading bit 5 of Modem Status Register (MSR). A -DSR signal state change from low to high after the last MSR read will set the MSR bit 1 to a 1. If bit 3 of Interrupt Enable Register is set, the interrupt is generated when - DSR changes state.
			Note: Bit 5 of the MSR is the complement of -DSR.
85,87	-DCD1,-DCD2 (Data Carrier Detect)	I	Active low Data Carrier Detect input for Primary and Secondary serial ports. Handshake signal which notifies the UART that carrier signal is detected by the MODEM. The CPU can monitor the status of -DCD signal by reading bit 7 of the Modem Status Register (MSR). A -DCD signal state change from low to high after the last MSR read will set the MSR bit 3 to a 1. If bit 3 of Interrupt Enable Register is set, the interrupt is generated when -DCD changes state.
			Note: Bit 7 of the MSR is the complement of -DCD.
84,86	-RI1,-RI2 (Ring Indicator)	I	Active low Ring Indicator input for Primary and Secondary serial ports. Handshake signal which notifies the UART that a telephone ring signal is detected by the MODEM. The CPU can monitor the status of -RI signal by reading bit 6 of the Modem Status Register (MSR). A -RI signal state change from low to high after the last MSR read will set the MSR bit 2 to a 1. If bit 3 of Interrupt Enable Register is set, the interrupt is generated when -RI changes state.
			Note: Bit 6 of the MSR is the complement of -RI.
78,88	RXD1,RXD2 (Receive Data)	I	Active high receive serial data inputs from the communication link.
81,91	-RTS1,-RTS2 (Request to Send)	0	Active low Request To Send output for Primary serial port. Handshake output signal notifies the MODEM that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will reset the -RTS signal to inactive mode (high). Forced inactive during loop mode operation.
83,93	-DTR1,-DTR2 (Data Terminal Ready)	0	Active low Data Terminal Ready output for Primary serial port. Handshake output signal notifies the MODEM that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will reset the -DTR signal to inactive mode (high). Forced inactive during loop mode operation.



2.4 SERIAL PORTS INTERFACE (16 pins) continued

PIN ** NUMBER	PIN Symbol	BUFFER TYPE	DESCRIPTION
79,89	TXD1,TXD2 (Transmit Data)	0	Active high Transmit serial Data output to the communication link for Primary serial port.
27	-IOCS16 (16 bit I/O Indication)	Ι	Active low 16 bit I/O indication while in the AT hard disk mode. The hard disk interface generates -IOCS16 to inform the host and the 82C721 that 16 bit I/O transfers are about to beginIOCS16 is active only when transferring data words in AT mode. Low = 16 bit, high = 8 bit. (AT mode).
	-HDACK	Ι	Active Low HDC DMA Acknowledge while in the XT hard disk mode.

PIN DESCRIPTIONS

2.5 IDE INTERFACE (6 PINS)

PIN ** NUMBER	PIN Symbol	BUFFER TYPE	DESCRIPTION			
22	IDED7 (IDE Data Bit 7)	I/OH	IDE Data Bit 7 while in the AT hard disk mode. IDED7 transfers data at I/O addresses 1F0H-1F7H (R/W), 3F6H (R/W), 3F7(W). IDED7 should be connected to IDE data bit 7. Normally, the 82C721 functions as a buffer, transferring data bit 7 between the IDE device and the host. During read of I/O address 3F7H, IDED7 is FDC Disk Change bit 7. In the XT hard disk mode, IDED7 is not used.			
25	-HDCS0 (Hard Disk Chip Select 0)	ОН	Active low Hard Disk Chip Select 0 for IDE interface in either AT/XT hard disk modes. This output decodes the address space 1F0H-1F7H (default) if configured in AT mode (CR#00H<1> = 1) or 320H-323H if configured in XT mode (CR#00H<1> = 0).			
26	-HDCS1 (Hard Disk Chip Select 1)	ОН	Active low Hard Disk Chip Select 1 for IDE interface in either AT/XT hard disk modes. This output decodes the address space 3F6-3F7H.			
24	-IDEENHI (High Data Buffer Enable)	0	Active low High Data Buffer Enable while in the AT hard disk mode. -IDEENHI is active only when -IOCS16 is active, I/O address 1F0H-1F7H, and AT mode is selectedIDEENHI is not used in the XT hard disk mode.			
23	-IDEENLO (Low Data Buffer Enable)	0	Active low Low Data Buffer Enable while in either AT/XT hard disk modes. -IDEENLO is active when accessing I/O address 1F0H-1F7H and 3F6H-3F7H (AT mode) or 320H-323H (XT mode: 8 bit DMA or programmed I/O).			



2.6 FLOPPY INTERFACE (22 PINS)

PIN ** NUMBER	PIN Symbol	BUFFER TYPE	DESCRIPTION		
16	-RDATA (Read Data)	IS	The active low signal reads raw data from the disk. This is a Schmitt input.		
9	-WDATA (Write Data)	OD	This active low signal writes precompensated serial data to the selected drive. This is a high open current drain output and is gated internally with the Write gate.		
4,3,96,97	-DRV0-3 (Drive Selects)	OD	These active open drain outputs select drives 0-3.		
17	DSKCHG (Disk Change)	IS	This Diskette Change signal notifies the FDC that the disk drive door has been opened.		
10	-WGATE (Write Gate)	OD	This active low open drain signal enables the head to write onto the disk.		
7	DIR (Direction)	OD	This open drain output signal controls the head movement direction. (Low = Step in; High = Step out)		
8	-STEP	OD	This active low output signal supplies the step pulse, at a programmable rate, to move the head for seek operation.		
11	HDSEL (Head Select)	OD	This open drain output selects the head on the selected drive. (Low = side 0; High = side 1)		
13	-TRKO (Track 0)	IS	This active low Schmitt input indicates that the head is in track 0 of the selected drive.		
14	-WRPRT (Write Protect)	IS	This active low Schmitt input indicates that the disk is write-protected. Any Write command is ignored.		
12	-INDEX (Index Pulse)	IS	This active low Schmitt input indicates the beginning of a track.		
2,5,94,95	-MTR0-3 (Motor Selects)	OD	This active low open drain output selects motor drivers 0-3. The motor enable bits are software controlled via the Digital Output Register (DOR).		
18	PREN (Precompensation Enable)	I	This input selects precompensation mode: Low = Normal, High = Alternate. Precompensation values (shown in Floppy section) depend on the selected data rate and precompensate mode.		
19	9 DRVTYP (Drive Type)		When this input is low, the dual speed spindle motor driver is used. If 300Kb/s is selected via Data Rate register, the PLL actually runs at 250Kb/s When this input is high (standard AT), the single speed spindle motor driver is used. The PLL runs at 300 Kb/s when data rate is selected at 300Kb/s.		
1	RPM/LC (Revolutions per Minute/ Low current)	OD	 Depending on DRVTYP input, this open drain output signal can function in two modes: When DRVTYP is LOW (dual speed spindle), this output selects either 300 rpm or 360 rpm. This output is low when 250/300 Kb/s is selected and high when 500 Kb/s selected. When DRVTYP is HIGH (single speed spindle), the output goes high when 500 Kb/s is selected (high density media). It is also used to indicate when to reduce write current. 		



2.7 POWER AND GROUND (10 PINS)

PIN ** NUMBER	PIN SYMBOL		BUFFER TYPE	DESCRIPTION
15,72,100	Vcc (3) (Power)			+5VDC Digital supply pins
20	X1/CLK (CrystalClock)		lclk	The external connection for parallel resonant 24 MHz crystal input. A CMOS compatible oscillator is required if a crystal is not used.
21	X2 (Crystal)		0	24 MHz crystal . If an external clock is used, this pin should not be connected.
58	PWRGD (Power Good)		Ι	Active high Power Good indication in 82C721. The 82C721 is fully functional when PWRGD is active; when PWRGD is inactive and Vcc is still valid, the 82C721 is isolated from the rest of the circuit. All accesses are ignored, all inputs are disabled, and all outputs are tri-stated. However, contents of all registers are preserved, and the current drain drops to standby current (lstby). A internal weak pull-up resistor is attached to this pin.
99	-GAMECS (Game Port Select)	0	This gate port output is low when I/O address 201h is selected.
6,47,67,98	Vss (3)			Ground.
Buffer Types:		I IS OH OC OD T Iclk	TTL outpHigh currOpen DraHigh curr	rigger input ut ent TTL output ain ent open drain output TTL output, 24 mA



3.0 Serial Ports (UARTS)

3.1 Introduction

Two equivalent NS16450 UARTs are implemented on the 82C721. The serial port is fully compatible to 16450 ACE registers. The programmable features allow data rates ranging from 50 baud to 115.2 Kbaud; 5 to 8 bit character size with 1 start and 1, 1.5, 2 stop bits; even, odd, sticky, or no parity; and prioritized interrupts. An interrupt from the corresponding UART is enabled or disabled (tri-stated) using the OUT2 bit. If a "1" is written to OUT2, interrupt is enabled. Writing "0" tristates the interrupt. The primary serial port base address is programmed via bit 0,1 of Configuration Register 2. The secondary serial port base address is programmed via bits 4 and 5 of Configuration Register 2. An on-chip baud rate generator divides the input clock or crystal frequency by a number from 1 to 65535. This frequency is used for both receiving and transmitting serial data.

Serial-to-parallel conversion is performed on received data and parallel-to-serial conversion is performed on transmitted data. Status of the UART is available at any time. To access it, the CPU reads the appropriate status register in the 82C721. The current state and type of a transfer are contained in this status information as are details regarding any errors encountered. The conditions under which the processor will be interrupted and the interrupt line to be used are programmable. Control lines are provided to permit interfacing to a MODEM. Internal diagnostics are supported that permit simulation of break, parity, overrun and framing error conditions as well as operation in loopback mode.

3.2 Serial Port Registers

The following sections describe the details of serial ports. Since the function of two serial ports are identical, the descriptions are applied for both of them.

Addressing of the accessible UART registers is shown in the Table 3.0 below. The base address of all registers is software programmable during the configuration sequence (see the section entitled "82C721 Configuration"). UART registers are located at sequentially increasing addresses above this base address. The 82C721 contains two UARTs which contain a set of the registers described below.

DRAB	A2	A1	A0	OFFSET	REGISTER NAME
0	0	0	0	0H	Received Buffer Register (R)
0	0	0	0	ОН	Transmit Buffer Register (W)
0	0	0	1	1H	Interrupt Enable Register (R/W)
X	0	1	0	2H	Interrupt Flag Register (R/W)
X	0	1	1	ЗH	Byte Format Register (R/W)
X	1	0	0	4H	Modem Control Register (R/W)
X	1	0	1	5H	Line Status Register (R/W)
X	1	1	0	6H	Modem Status Register (R/W)
X	1	1	1	7H	Scratch Pad Register (R/W)
1	0	0	0	ОН	Divisor LSB (R/W)
1	0	0	1	1H	Divisor MSB (R/W)
Where: X MS	= SB =		Don't Ca Most Si	are onificant Bvi	te

= Most Significant Byte

LSB

DRAB

= Least Significant Byte





BIT DEFINITIONS OF SERIAL PORT REGISTERS

3.2.1 <u>Receive Buffer (RB)</u> Offset=0H, Read only, DRAB=0

This register holds the incoming data byte. Bit 0 is the least significant bit, which is transmitted and received first. Double buffering is supported by the 82C721. This scheme uses an additional shift register (the Receive Shift Register is not user accessible) to assemble the incoming byte before it is loaded into the Receive Buffer.

3.2.2 <u>Transmit Buffer (TB)</u> Offset=0H, Write only, DRAB=0

This register holds the data byte to be sent. Bit 0 is the least significant bit, which is transmitted and received first. Double buffering is supported by the 82C721. This scheme uses a shift register (the Transmit Shift Register is not user accessible) which is loaded from the Transmit Buffer. The transmitted byte is then shifted out of the Transmit Shift Register to the TXD pin.

3.2.3 Interrupt Enable Register (IER) Offset=1H, Read/Write, DRAB=0

The low order 4 bits of this register control the enabling of each of the four possible types of interrupts. Setting a bit to a logic 1 enables the corresponding interrupt. It is possible to enable all, none, or some of the interrupt sources. Disabling all interrupts means that the interrupt flag register content is not valid and that none of the interrupt signals output by 82C721 can be triggered by a UART. All other portions of the UART are unaffected by the disabling of interrupts. The individual bit definitions are as follows:

Bit 0: A logic 1 here causes an interrupt when the Receive Buffer contains valid data.

Bit 1: A logic 1 here causes an interrupt when the Transmit Buffer is empty.

Bit 2: A logic 1 here causes an interrupt when an error (Overrun, Parity, Framing or Break) has been encountered. The Line Status register must be read to determine the type or error.

Bit 3: A logic 1 here causes an interrupt when one of the bits in the MODEM Status register changes state.

Bits 4-7: These four bits are set to 0.

3.2.4 <u>Interrupt Flag Register (IFR)</u> Offset=2H, Read/Write, DRAB=X

When accessed, this register reports the highest pending interrupt. By reading it, the CPU can determine the source of the interrupt and can act accordingly. The Interrupt Flag Register (IFR) records the highest pending interrupt in bits 0 through 2. Other interrupts are temporarily disregarded (they are internally saved by the 82C721) until the highest priority one is serviced.

Four levels of prioritized interrupts exist. In descending order of priority they are:

- 1. Line Status (highest priority)
- 2 Receive Buffer full
- 3. Transmit Buffer empty
- 4. MODEM Status (lowest priority)

Bit definitions for the IFR are as follows:

Bit 0: If this bit is a zero, an interrupt is pending and bits 1 and 2 can be read to determine the source of the interrupt. When this bit is a logic 1, no interrupts are pending. Note that this bit can be used in a polled environment to determine if an interrupt is pending. It can also be used for the same purpose with a hardwired interrupt priority scheme. In the latter case, bits 1 and 2 of this register act as a pointer to an interrupt service routine.

Bits 1 and 2: As indicated in Table 3.1 on the following page, these two bits specify the type and source of the interrupt.

Bits 3-7: These five bits are set to 0.



Bit 2	Bit 1	Bit 0	Priority	Туре	Source	Servicing The Interrupt
0	0	1		NO INTER	RUPT PENDING	
1	1	0	Highest	Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Read Line Status Register
1	0	0	Second	Receive Buffer Full	Receive Data	Read Receive
0	1	0	Third	Transmit Buffer Empty	Transmit Buffer	Read IFR or Write transmit buffer
0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Carrier Detect	Read MODEM Status Register

Table 3.1	UART Interrupt Specifications	(Interrupt Flag Register)
-----------	-------------------------------	---------------------------



3.2.5 <u>Byte_Format_Register (BFR)</u> Offset=3H, Read/Write, DRAB=X

This read/write register contains format information for the serial line. Since it can be read, a separate copy of its content need not be kept in system memory. Bit definitions are as follows:

Bits 0 and 1: These specify the word length for received and transmitted characters. Start, stop and parity bits are not included in the word length value. The word lengths are:

Bit 0	Bit 1	Word Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

Bit 2: The combination of this bit and Bits 0 and 1 of this register determine the number of stop bits used with each transmitted character. The table below summarizes this information. Note that the receiver will ignore additional stop bits beyond the first regardless of the number of stop bits used when transmitting.

Bit 2	Word Length	Number of Stop Bits
0		1
1	5 Bits	1 1/2
1	6 Bits	2
1	7 Bits	2
1	8 Bits	2

Bit 3: A logic 1 in this bit enables parity generation (during transmission) and checking (during receipt). The parity bit is always after the last data bit but before the first stop bit. If enabled, a parity bit of the proper state (0 or 1) is generated such that the sum (carry ignored) of all data bits plus the parity bit produces either an even (even parity) or odd (odd parity) value.

Bit 4: This Even Parity bit controls parity sense. It is ignored unless Bit 3 is a logic 1. If Bits 3 and 4 are logic 1s (even parity), an even number of logic 1s will be transmitted and a parity error will be generated each time an odd number is received. If Bit 3 is a 1 and Bit 4 is a 0 (odd parity), an odd number of logic 1s will be transmitted and a parity error will be generated each time an even number is received.

Bit 5: This is the Force Parity bit. It ensures that the parity bit and sense (even or odd) match regardless of the sum normally used to determine parity. Thus if BFR Bits 3, 4 and 5 are all logic 1s (even parity), the parity bit transmitted will always be a 0 and a parity error will be detected if a logic 1 parity bit is received. If Bits 3 and 5 are 1 and Bit 4 is 0, the parity bit transmitted will always be a 1 and a parity error will be detected if a 0 parity bit is received.

Bit 6: This BREAK bit, when set to a logic 1, forces the transmitted data output pin TXD to a Spacing or logic 0 condition. This BREAK condition is terminated when Bit 6 is set to a 0. The operation of the transmitter logic is unaffected by the value of this bit; only the value of the TXD pin is affected. A BREAK condition is typically used to alert a terminal in a communications system. To prevent the transmission of erroneous data, follow the steps below:

- 1. Load a NULL character (all zeroes) into the Transmit Buffer.
- 2. Load Bit 6 (BREAK bit) after the next Transmit Buffer Empty (TBE) occurs.
- 3. Time the length of the BREAK condition by continuing to load NULL characters into the Transmit Buffer and counting the number loaded.
- 4. Clear the BREAK condition only after a Transmitter Empty (TEMT) condition occurs.

Bit 7: This Divisor Register Address Bit (DRAB) must be a logic 1 to permit access to the Divisor Registers. Access to all other internal UART registers requires that this bit be 0.

3.2.6 <u>Modem Control Register (MCR)</u> Offset=4H, Read/Write, DRAB=X

This byte-wide register is used to manage the connection to an external MODEM or data set. Bit definitions are as follows:

Bit 0: This -DTR bit determines the state of the -DTR output pin . Setting Bit 0 to a logic 1 forces -DTR to its active state (logic 0). If Bit 0 is a logic 0, -DTR will be inactive (logic 1). An external inverting buffer is typically used (to insure the proper polarity of -DTR) when connecting a 82C721 -DTR output to a MODEM or data set.

Bit 1: This -RTS bit determines the state of the corresponding -RTS 82C721 output pin in a fashion identical to Bit 0 (see above).

Bit 2: This bit is used to control the OUT1 bit. It does not have an output pin associate with this bit. It can be read or written by CPU.

Note: OUT1 is an internal chip signal.

Bit 3: This bit is used to enable an interrupt (OUT2 pin of UART) When OUT2 = 0 (default), the serial interrupt is forced into high impedance. When OUT1 = 1 the serial interrupt output is enabled.

Note: OUT2 is an internal chip signal.

In the normal mode (no loopback), this bit is OUT2. When OUT2 = 0 (default), the serial interrupt is forced into a high impedance. When OUT2 = 1, the interrupt output is enabled.

Bit 4: This Loopback bit is used for self-diagnostic purposes. If it is a logic 1:

- 1. The TXD 82C721 output pin is set to a logic 1 (Marking state) and it is disconnected from the output of the Transmit Shift Register.
- 2. The RXD 82C721 input pin is disconnected from the Receive Shift Register.
- 3. The input to the Receiver Shift Register is internally connected to the output of the Transmit Shift Register.



- 4. All MODEM control input pins (-CTS, -DSR, -DCD, and -RI) are disconnected from the internal circuitry.
- 5. MODEM control output pins -DTR and -RTS are forced to their inactive state (logic 1).
- MODEM control output -DTR is connected internally to MODEM control input -DSR, MODEM control output -RTS is internally connected to input -CTS, and MODEM Control Register (MCR) bit 2 determines the state of bit 6 of the MODEM Status Register (MSR). Bit 3 of the MCB controls bit 7 of the MSR.
- 7. Data which is transmitted will immediately be received, permitting the CPU to verify the data paths internal to the 82C721 and its connection to the CPU.

While operating in diagnostic loopback mode, interrupts are disabled. Interrupts are controlled by the Interrupt Enable register. Interrupts which are due to MODEM signals operate as documented, although the source is now the lower 4 bits of the MODEM Control Register rather than the MODEM input pin signals.

Bits 5, 6 and 7: These bits are set to 0.

3.2.7 <u>Line Status Register (LSR)</u> Offset=5H, Read Only, DRAB=X

This byte-wide register supplies serial link status information to the CPU. A Receive Line Status interrupt is caused by one of the conditions flagged by Bits 1 through 4 of this register. It is read-only. Writes to it are used at the factory for testing purposes and are not recommended. Bit definitions are as follows:

Bit 0: This Receive Buffer Full (RBF) bit is set to a logic 1 when an incoming character has been transferred from the Receive Shift Register to the Receive Buffer. Reading the Receive Buffer resets it to a logic 0.

Bit 1: This Overrun Error bit is set to a logic 1 when a new character is transferred into the Receive Buffer before the previously received character was read by the CPU. The previously received character is lost. When the CPU reads the LSR, the Overrun Error bit is reset to a 0.

Bit 2: This Parity Error bit is set to a logic 1 whenever a parity error is detected (received character has a parity other than that selected). Reading the LSR resets this bit to a 0.

Bit 3: This Framing Error bit is set to a logic 1 when an incoming character has no stop bit after the last data bit or (if parity is enabled) after the parity bit. A valid stop bit is the presence of a Mark condition (logic 1) in the proper time slot after the last data bit or the parity bit. Reading the LSR resets this bit to a 0.

Bit 4: This Break Interrupt bit will be a logic 1 if a Space condition (logic 0) is present on the RXD line for an entire character time (start bit time, plus data bit times, plus parity bit time, plus stop bit time). Reading the LSR resets this bit to a 0.

Bit 5: This Transmit Buffer Empty (TBE) bit is set to a logic 1 when an outgoing character is loaded from the Transmit Buffer (TB) into the Transmit Shift Register. If the TBE interrupt is enabled, an interrupt will be generated when this bit is set. Writing a character to the TB resets this bit to a 0.

Bit 6: This Transmitter Empty (TEMT) bit will be set to a logic 1 when both the Transmit Buffer and the Transmit Shift Register are empty. When either of these two registers contains a character, this bit will be reset to a 0. **Bit 7:** This bit is set to 0.

3.2.8 <u>MODEM Status Register (MSR)</u> Offset=6H, Read/Write, DRAB=X

This byte-wide register holds the current value of the MODEM control lines. It also sets a bit (to a logic 1) each time one of these control lines changes state. Reading the MSR resets all of the Change bits to 0. A MODEM Status Interrupt is generated (if it is enabled) when Bit 0, 1, 2 or 3 is set to a 1. Bit definitions are:

Bit 0: This is the Clear To Send Changed bit. It is set to a 1 if the -CTS line has changed state since the last time the MSR was read.

Bit 1: This is the Data Set Ready Changed bit. It is set to a 1 if the - DSR line has changed state since the last time the MSR was read.

Bit 2: This is the Rising Edge of Ring Indicator bit. It is set to a 1 if the -RI line has changed from a logic 0 to a logic 1 since the last time the MSR was read.

Bit 3: This is the Data Carrier Detect Changed bit. It is set to a 1 if the -DCD line has changed state since the last time the MSR was read.

Bit 4: This is the Clear To Send bit. It is the complement of the -CTS pin. When in diagnostic loopback mode, this bit is identical to the RTS bit in the MODEM Control Register (MCR).

Bit 5: This is the Data Set Ready bit. It is the complement of the -DSR pin. When in diagnostic loopback mode, this bit is identical to the DTR bit in the MCR.

Bit 6: This is the Ring Indicator bit. It is the complement of the -RI pin. In diagnostic loopback mode, it is controlled by Bit 2 of the MCR.

Bit 7: This is the Data Carrier Detect bit. It is the complement of the -DCD pin. In diagnostic loopback mode, it is controlled by Bit 3 of the MCR.

3.2.9 <u>Scratchpad Register</u> Offset=7H, Read/Write, DRAB=X

This byte-wide register has no effect on the UART within which it is located. It can be used for any purpose by the programmer.



3.3 Effects of Hardware Reset

The table 3.2 on the following page, details the effect of a hardware RESET on the UARTs located in a 82C721.

3.4 Baud Rate Generation

The UART contains a programmable Baud Generator. The 24 MHz crystal oscillator frequency input is divided by 13 to provide a frequency of 1.8462 MHz. This is sent to the Baud Rate Generator and divided by the divisor for the UART. The output frequency of the Baud Rate Generator is 16 X the baud rate, [(divisor # = (frequency input) - (baud rate X 16)]. The output of the Baud Rate Generator drives the transmitter and receiver sections of the serial channel. Two 8-bit latches store the divisor in a 16-bit binary format. This Divisor Latch must be loaded during initialization to ensure proper operation of the Baud Rate Generator. Upon loading either of the Divisor Latches, a 16-bit Baud Counter is loaded.

Table 3.3 lists decimal divisors to use with a crystal frequency of 24 MHz. The oscillator input to the chip should always be 24 MHz to ensure that the Floppy Disk Controller timing is accurate and that the UART divisors are compatible with existing software. Using a divisor of zero is not recommended

Table 3.3 Divisors, Baud Rates and Clock Frequencies

.	1.8462 M	Hz Clock
Divisor Baud Rate	Decimal Divisor for 16 X Clock	Percent Error (Note1)
50	2304	0.1
75	1536	
110	1047	
134.5	857	0.4
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.5
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
56000	2	3.0
115200	1	

Note 1: The percent error for all Baud Rates, except where indicated otherwise, is 0.2%



Register or Signal	Cause of Reset	Reset State
Interrupt Enable Register	Hardware RESET	All bits = logic 0
Interrupt Flag Register	Hardware RESET	Bit 0 = logic 1 Other bits = logic 0
Byte Format Register	Hardware RESET	All bits = logic 0
MODEM Control Register	Hardware RESET	All bits = logic 0
Line Status Register	Hardware RESET	Bits 5, 6 = logic 1 Other bits = logic 0
MODEM Status Register	Hardware RESET	Bits 0-3 = logic 0 Bits 4-7 = Input Signal
TXD2 and TXD1	Hardware RESET	logic 1 (high)
Receive Line Status Interrupt	Hardware RESET or Read LSR	logic 0 (low)
Receive Buffer Full Interrupt	Hardware RESET or Read RB	logic 0 (low)
Transmit Buffer Empty Interrupt	Hardware RESET or Read TB	logic 0 (low)
MODEM Status Interrupt	Hardware RESET or Read MSR	logic 0 (low)
-RTS2 and -RTS1	Hardware RESET	logic 1 (high)
-DTR2 and -DTR1	Hardware RESET	logic 1 (high)



4.0 Parallel Ports

4.1 Introduction

The Parallel Port is fully compatible with IBM XT/AT Parallel Port. In the extended mode, it functions as a PS/2-like bidirectional port. When the parallel port is disabled via configuration register, all outputs are disabled, and register contents are preserved. Upon power up, the control signals are inactive. The status register reflects the status signals.

4.2 Printer Interface Accessible Registers

Table 4.1 depicts the registers and I/O ports which are accessible for the parallel printer port. These are compatible with the IBM PC parallel port. Bit definitions for each of these registers are given below. All addresses for the parallel port are offsets from the base address specified during the 82C721 configuration process.

4.2.1 <u>Data Latch (Port A)</u> Offset = 00H

This read/write register is located at an offset of 0H from the base address of the parallel port. Data written to this register is transmitted to the printer. Data read from this port is the data which is on the connector. This port is 100% compatible with the IBM PC-AT bi-directional mode.

4.2.2 <u>Printer Status Register (Port B)</u> <u>Offset=01H</u>

This read-only register is located at an offset of 1H from the base address of the parallel port. Bit definitions are as follows:

Bit 7: BUSY. This bit reflects the inverted state of the 82C721 BUSY input pin. A 0 means that the printer is busy and cannot accept data. A 1 indicates that the printer is ready to accept data.

Bit 6: -ACK. This bit reflects the state of the -ACK input pin. A 0 means that the printer has received a character and is ready to accept another. A 1 means that it is still reading the last character sent or data has not been received.

Bit 5: PE-Paper Empty. This bit reflects the state of the 82C721 PE input pin. A 1 indicates a paper end condition. A 0 indicates the presence of paper.

Bit 4: SLCT. This bit reflects the state of the 82C721 SLCT input pin. A 1 means the printer is online. A 0 means it is not selected.

Bit 3: -ERROR. This bit reflects the state of the 82C721 -ERROR input pin. A 0 means that an error condition has been detected. A 1 indicates no errors.

Bits 2-0: Reserved.

4.2.3 <u>Printer Controls Register (Port C)</u> Offset = 02H

This read/write register is located at an offset of 02H from the base address of the parallel port. Bit definitions are:

Bits 7-6: Reserved. Reset to 0.

Bit 5: Parallel Control Direction, valid in extended mode only (CR#1 <6>=1). In printer mode, the direction is always out, regardless of the state of this bit. In the extended mode, a 0 means an output/write condition. A 1 means an input/read condition.

Bit 4: IRQEN. This bit is used to enable or disable interrupts resulting from the printer -ACK signal. A 1 generates interrupts when -ACK changes from active to inactive. The CPU will be interrupted on the IRQ line specified in the 82C721 configuration RAM. A 0 means that IRQ is disabled.

Bit 3: SLCTIN (pin 73, -SLCTIN). Used to drive the 82C721 SLCTIN output pin . A 1 selects the printer. A 0 means the printer is not selected.

Bit 2: -INIT (pin 74, -INIT). Used to control the 82C721-INIT output pin. A 0 (active low) starts the printer (50 us pulse minimum). A 0 initializes the printer.

Bit 1: AUTOFD (pin 76, -AUTOFD). Used to control the 82C721 AUTOFD output pin. A 1 causes the printer to generate a line feed after each line is printed. A 0 means no autofeed.

Bit 0: STROBE (pin 77, -STROBE).. Used to control the 82C721 STROBE output pin. A 1 in this bit generates the active low pulse (0.5 us pulse minimum) which is required to clock data into the printer. There is a 0.5 us data setup time requirement before STROBE can be asserted. A 0 means there will be no strobe.

4.3 Parallel Port Connector

The parallel port connector is a DB-25 female connector. The 82C721 parallel port signals are connected directly to the parallel port connector. Typically the signals are assigned to the pins as shown below:

Pin	1/0	Name
1	0	-STROBE
2-9	I/O	PD0-PD7
10	I	-ACK
11	I	BUSY
12	I	PE
13	I	SLCT
14	0	-AUTOFD
15	I	-ERROR
16	0	-INT
17	0	-SLCTIN



	7	6	5	4	3	2	1	0	
XX0H		DATA						DATA LATCH (PORT A)	
XX1H	BUSY	-ACK	PE	SCLTIN	-ERROR	R	R	R	STATUS (PORT B)
XX2H	R	R	DIR	IRQEN	SLCTIN	-INIT	AUTOFD	STROBE	CONTROL (PORT

 TABLE 4.1
 SUMMARY OF ACCESSIBLE PARALLEL PORT REGISTERS

Note: R means Reserved



5.0 IDE Interface

5.0 INTEGRATED DRIVE ELECTRONICS INTERFACE

5.1 Introduction

The IDE interface allows users to utilize hard disks with imbedded controller (AT and XT interface). The 82C721 provides the control signals for the IDE interface and the IDE buffers, as shown below:

-IDEENLO: -IDEENHI: -HDCS0:	Low Byte Buffer Enable(AT and XT). High Byte Buffer Enable (AT only). Primary Hard Disk Chip Select used to access the Task File Registers decodes 1F0H-1F7H (AT) or
	320H-323H (XT).
-HDCS1:	Secondary Hard Disk Chip Select, decodes 3F6H-3F7H (AT and XT).
-IOCS16:	When active it indicates 16 bit I/O
	transfer (AT only).
-IDED7:	D7 of the IDE interface should be
	connected to this pin (AT only).
-HDACK:	Hard Disk DMA Acknowledge (XT only).

-IDEENLO becomes active when the 82C721 decodes addresses 1F0H-1F7H, 3F6H, and 3F7H in the AT mode, or 320H-323H and DMA transfers (-HDACK=0) in the XT mode. -IDEENHI becomes active only when -IOCS16 is active and address range 1F0H-1F7H, and in AT mode (CR#00H<1>=1). -IOCS16 is generated by the Hard Disk Controller when it requires a 16 bit transfer. IDED7 should be connected directly to data bit 7 of the IDE interface. The AT mode supports programmed I/O only (8 and 16 bit). XT mode supports only 8 bit DMA and 8 bit programmed I/O. The -IOCS16/-HDACK pin is multiplexed, in the AT mode it is -IOCS16, in the XT mode it is -HDACK signal.

5.2 **AT/XT Modes in IDE interface**

There are 2 IDE interface modes:

AT mode: 8/16 bit programmed I/O only (no DMA). AT mode decodes addresses 1F0H-1F7H, 3F6H and 3F7H. Normal transfer is 8 bit; 16 bit transfer is performed when -IOCS16 is active and on data register (1F0H). Both -IDEENLO (low buffer enable) and -IDEENHI (high buffer enable) are active during 16 bit transfer. -HDCS0 is active whenever the 82C721 decodes programmed I/O address 1F0H--IDEENLO is active on all AT mode 1F7H. addresses. On the low byte buffer, only 7 bits (D0-D6) are connected to the data bus. Bit 7 is a special case; it is sourced from the 82C721. On the IDE interface, IDED7 is connected directly to the connector. D7 of the 82C721 provides data bit 7 to the host interface. Normally the 82C721 functions as a buffer for D7, but, when reading 3F7H, D0-D6 of the 82C721 are tri-stated and -IDEENLO is enabled to transfer data bits D0-D6 from the IDE to the host; D7 should be supplied by the Floppy Disk Interface.

XT mode: 8 bit programmed I/O or DMA (no 16 bit). Normally DMA transfer is done for the data register (320H) only. During a DMA cycle (indicated by active AEN and -HDACK) -IDEENLO is active, allowing the data to flow through the low byte buffer. XT mode decodes I/O address range 320H-323H. This is not available in the 82C721 (ADAPTER Application).

5.3 Hard Disk Register

Below is the short summary description and bit definition of the hard disk registers. More information can be obtained from IBM AT Technical Reference.

5.3.1 Task File Registers

Data Register (1F0H, R/W)

Read and Write to sector buffer. Accessed only when Read or Write command is executed.

Error Register (1F1H, R)

This register contains the status of the last executed command

- Bit 0: Set 1 if Data Address Mark not found.
- Bit 1: Set 1 if track 0 is error. Bit 2: Set 1 if command is aborted.
- Bit 3: Not used.
- Bit 4: Set 1 if ID is not found.
- Bit 5: Not used.
- Bit 6: Set 1 if Data ECC error.
- Bit 7: Set 1 if bad block detect.

Write Compensation Register (1F1H, W)

This register contains the starting cylinder value divided by 4.

Sector Count Register (1F2H, R/W)

This register contains the number of sectors during a Verify. Read, Write or Format command. Note that a 0 value means 256 sector transfer.

Sector Number Register (1F3H, R/W)

This register contains the target's logical sector number of Read, Write and Verify command.

Cylinder Number Register (R/W) 1F4H = Low, 1F5H = High

These registers contain LSB and MSB of the first cylinder number where the disk is to be accessed for Read, Write, Seek and Verify command.

Drive/Head Register (1F6H, R/W)

Bit 7,5: Bit 6:	Set to 1 Set to 0	
Bit 4:	Drive select.	Primary = 0, Secondary = 1
Bit 3-0:		resents the head /ISB and bit-0:LSB)



Status Register (1F7H, R)

This register contains the status of the drive:

- Bit 7: Set to 1 if the drive is busy.
- Bit 6: Set to 1 if the drive is ready to accept command.
- Bit 5: Set to 1 if write fault condition occurred.
- Bit 4: Set to 1 if seek command is completed.
- Bit 3: Set to 1 if drive is ready to transfer data.
- Bit 2: Set to 1 if data correction is successful.
- Bit 1: Set to 1 if index mark is detected.
- Bit 0: Set to 1 if error occur from last command.

Command Register (1F7H, W)

This register contains command op code for fixed disk operation.

5.3.2 Other Registers

Digital Input Register Definition (3F7H, R)

- bit 7: Diskette Change, Diskette interface status (FDC)
- bit 6: Write Gate (HDC)
- bit 5: Head Select 3/Reduced Write Current (HDC)
- bit 4: Head Select 2 (HDC)
- bit 3: Head Select 1 (HDC)
- bit 2: Head Select 0 (HDC)
- bit 1: Drive Select 1 (HDC)
- bit 0: Drive Select 0 (HDC)

Fixed Disk Register (3F6H, W)

- bits 7-4: Not Used
 - bit 3: HEAD3EN
 - bit 2: RESET
 - 0 = Normal operation, default
 - 1 = Generate reset to HDC
 - bit 1: -IRQEN
 - 0 = Enabled interrupt
 - 1 = Disable interrupt, default
 - bit 0: Reserved



6.0 Floppy Disk Controller (FDC)

6.1 Introduction

The 82C721 contains a fully compatible NEC uPD72065B Floppy Disk Controller (FDC), an on-chip precision Digital Data Separator and many other enhancement features. The XT/AT bus interface circuitry is completely integrated with the 82C721 and requires no external logic when interfaced with the XT/AT bus. The 765 core guarantees the compatibility. The on-chip Data Separator supports 250/300 and 500Kb/s. The 48 mA Floppy interface buffer allows the 82C721 to connect directly to the disk drive.

6.2 Floppy Disk Register Description

The 82C721 contains 5 registers which may be accessed by the main system processor. The description of each register is shown below:

Main Status Register (3F4H, Read only)

The Main Status Register contains the information for the FDC, and may be accessed any time.

- Bit 7: Request for Master (RQM). This bit indicates that the data register is ready to send or receive data to or from the CPU. Both bits DIO and RQM should be used to perform the handshaking function of "ready" and "direction" to the CPU.
- Bit 6: Data Direction (DIO).

This bit indicates the direction of data transfer between the FDC and the data register. If DIO=1, then data is transferred from the data register to the CPU. If DIO=0, then transfer is from the CPU to the data register.

- Bit 5: Execution Mode (EXM). This bit is set only when the execution phase is in the non-DMA mode. When this bit goes low, the execution phase has ended and the result phase has begun. This bit operates only in the non -DMA mode.
- Bit 4: Command in progress. Set high when the Read or Write command is in progress. The FDC will not accept any other command.
- **Bit 3:** Drive 3 seeking. Set high when drive 3 is in the Seek mode. The FDC will not accept any other command.
- Bit 2: Drive 2 seeking. Set high when drive 2 is in the Seek mode. The FDC will not accept any other command.
- Bit 1: Drive 1 seeking. Set high when drive 1 is in the Seek mode. The FDC will not accept any other command.

Bit 0: Drive 0 seeking.

Set high when drive 0 is in the Seek mode. The FDC will not accept any other command.

Note: Some softwares write to this register instead of register 3F5H. For some NMOS 765 FDCs, a write to register 3F4H acts the same as a write to register 3F5H. For all CMOS 765s and the 82C721, a write to register 3F4H is ignored.

Data Register (3F5H, read/ write)

All Commands, Status, and Data transferred between the CPU and the FDC flows through this register. The command is loaded into this register based on the Request for Master and Data Direction bits (bits 7 and 6 of Main Status Register).

During the Command phase, all information required to perform a particular operation is written into the Data Register.

During the Result phase, the Result Status is read from the Data Register (it actually consists of four status registers, ST0-ST3, in the stack with only one presented to the bus at a time).

Status Register 0 (ST0)

Bits 7-6: Interrupt Code (IC)

- b7, b6
- 0 0 Normal termination of program completed.
- 0 1 Abnormal Termination of command. (AT)
- 1 0 Invalid Command issued .
- 1 1 Ready signal changed during execution.
- Bit 5: Seek End (SE) Set high to indicate the completion of Seek command.
- **Bit 4:** Equipment Check (EC) Set high to indicate track 0 signal failed or Fault signal received.
- Bit 3: Not Ready Always set to 0.
- Bit 2: Head Select (HS) Set high to indicate the state of head at interrupt.
- Bit 1: Unit Select 1 (US1) This flag indicates a drive unit number at interrupt.
- Bit 0: Unit Select 0 (US0) This flag indicates a drive unit number at interrupt.

Status Register 1 (ST1)

Bit 7: End of cylinder (EN) Set high to indicate that the FDC has tried to access a sector beyond the final sector of a cylinder.



- Bit 6: Not used. Always set to 0.
- Bit 5: Data Error (DE). Set high to indicate the FDC detects a CRC error in ID field or data field.
- Bit 4: Overrun (OR) Set high to indicate the FDC is not serviced by the CPU during the data transfer within a certain time interval.
- Bit 3: Not used. Always set to 0.
- Bit 2: No Data (ND).
 - Set high to indicate:

1) The FDC can not find the sector specified in Internal Data Register (IDR) during the execution of READ DATA, WRITE DELETED or SCAN command.

2) The FDC read ID field without an error during the execution of READ ID command.

3) The FDC can not find the starting sector during the execution of READ A CYLINDER.

- Bit 1: Not writable (NW). Set high to indicate the Write Protect signal is detected during execution of WRITE DATA, WRITE DELETED DATA, FORMAT A CYLINDER commands.
- Bit 0: Missing Address Mark (MA) Set high to indicate that the FDC can not detect Data Address Mark or Deleted Data Address Mark.

Status Register 2 (ST2)

- Bit 7: Not used. Always set to 0.
- Bit 6: Control Mark (CM). Set high to indicate the FDC encountered a sector which contains a Deleted Data Address Mark during the execution of READ DATA or SCAN command.
- Bit 5: Data Error. Set high to indicate the FDC detects a CRC error in the data field.
- Bit 4: Wrong Cylinder (WC) Set high to indicate the content of the cylinder is different from that stored in the Internal Data Register (IDR).
- Bit 3: Scan Equal Hit (SH). Set high to indicate the condition "equal" has been satisfied during the execution of SCAN command.
- **Bit 2:** Scan Not Satisfied.(SN). Set high to indicate the FDC can not find a sector on the cylinder which meets the specified condition during the execution of SCAN command.
- Bit 1: Bad cylinder.(BC). Set high to indicate the content of the cylinder on the medium is different from that stored in IDR and the content of the cylinder is FFH.

Bit 0: Missing Address Mark (MD). Set high to indicate that the FDC can not find the Data Address Mark or Deleted Data Address Mark when reading the drive.

Status Register 3 (ST3)

- **Bit 7:** Fault (F). Indicates the status of the Fault signal from the Floppy Disk Drive (FDD).
- Bit 6: Write Protected. (WP). Indicates the status of the Write Protected signal from the FDD.
- **Bit 5:** Ready (RY). Indicates the status of the Ready signal from the FDD.
- **Bit 4:** Track 0 Cylinder (T0). Indicates the status of the Track 0 signal from the FDD.
- **Bit 3:** Two Side (TS). Indicates the status of the Two Side signal from the FDD.
- Bit 2: Head Address (HD). Indicates the status of the Side Select signal to the FDD.
- Bit 1: Unit Select 1 (US1) Indicates the status of the Unit Select 1 signal to the FDD.
- Bit 0: Unit Select 0 (US0) Indicates the status of the Unit Select 0 signal to the FDD.
- NOTE: uPD765 internal drive select bits US0 and US1 are not used.

<u>Digital Output Register (Drive Control Register)</u> (3F2H Write only)

This 8-bit write only register controls the drive select, motor enable, DMA enable and reset functions.

Bit	7:	Motor Enable 3
Bit	6:	Motor Enable 2
Bit	5:	Motor Enable 1
Bit	4:	Motor Enable 0
Bit	3:	Enable DMA (DRQ and DACK)
		and Interrupt (IRQ).
Bit	2:	Reset floppy controller
Bits1	1,0:	Drive selects

On the following page is the Drive/Motor activation table.



Table 6.1. Drive/Motor Selection

b7	b6	b5	b4	b1	b0	Driver
			1	0	0	0
		1		0	1	1
	1			1	0	2
1				1	1	3

<u>Configuration Control Register (Data Rate</u> <u>Register) (3F7H Write only)</u>

This is a two bit register that controls the data rate the controller uses. This register feeds the logic that selects the data rates by programming a prescaler that divides the crystal or clock input by either 3, 5 or 6. This causes either 4 MHz, 4.8 MHZ or 8 MHZ to be input as the master clock for the controller core.

Bits 7-2: Not used

Bits 1,0: Data Rate select (determined as shown in Table 6.8 in the PLL filter section)

Fixed Disk Register (3F7H, read only)

- Bit 7: Disk Changed. This bit is the complement of the Disk Changed input pin.
- Bit 6-0: These bits are used by the Hard Disk Controller.They are tri-stated when reading this register.

6.3 Command Sequence

The 82C721 FDC is capable of generating 17 different commands. Each command is initiated by a multi-byte transfer from the CPU, and the result after execution may also be multi-byte transferred back to the CPU. Most commands involve three phases:

COMMAND PHASE: The FDC receives all information required to perform a particular operation.

EXECUTION PHASE: The FDC performs the instructed command.

RESULT PHASE: After completion of the operation, status and other housekeeping information is made available to the CPU.

6.4 Modes of Operation

DMA Mode

If the DMA mode is selected, a DMA request is initiated in the Execution phase when a byte is ready to be transferred. The DMA mode is enabled via the DMA bit in the SPECIFY command, and the DMA signals are enabled via the Drive Control Register. After the last byte is transferred, an interrupt is generated to indicate the beginning of the Result phase.

Interrupt Mode (Non-DMA)

If Non-DMA is selected, an interrupt is generated in the Execution phase when a byte is ready to be transferred. The Main status register is read to verify that the interrupt is for data transfer. When data is read or written to the Data Register, the interrupt will be cleared. When the last byte is transferred, the interrupt is also generated to indicate the beginning of Result phase.

6.5 Command Description

Read Data

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byteto-byte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation". The Read Data Command may be terminated by the receipt of a Terminal Count (TC) signal. TC should be issued at the same time that the DACK for the last byte to data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MF (MFM/FM), and N (Number of Bytes/Sector). Table 6.2 below shows the Transfer Capacity.

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, the DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data command, the head is not unloaded until after the Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from



If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field,), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, then the SK bit (bit D5 in the first Command Word) is not set SK = 0), then the FDC sets the CM (Control Mark) flag in Status

Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 microsec in the FM Mode, and every 13 microsec in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 6.3 shows the value for C, H, R, and N, when the processor terminates the Command.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
0	0	00	(128) (26) = 3,328	26 at Side 0
0	1	01	(256) (26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	26 at Side 1
1	1	01	(256) (52) = 13,312	
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512) (15) = 7,680	or 15 at Side 1
1	0	01	(256) (30) = 7,680	15 at Side 1
1	1	02	(512) (30) = 15,360	
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024) (8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	8 at Side 1
1	1	03	(1024) (16) = 16,384	

Table 6.2 Transfer Capacity



Write Data

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified Head Settling Time (defined in the Specify Command), and begins reading ID Fields. When all four bytes loaded during the command (C, H, R, N) match the four bytes of the ID field from the diskette, the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) flag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- o Transfer Capacity
- o EN (End of Cylinder) Flag
- o ND (No Data) Flag
- o Head Unload Time Interval
- o ID Information when the processor terminates command (see Table 3)
- o Definition of DTL when N = 0 and when N 0

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 27 microsec in the FM mode, and every 13 microsec in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)



		Final Sector Transferred to	ID Information at Result Phase				
MT	HD	Processor	С	Н	R	Ν	
	0	Less than EOT	NC	NC	R + 1	NC	
0	0	Equal to EOT	C + 1	NC	R = 01	NC	
0	1	Less than EOT	NC	NC	R+1	NC	
	1	Equal to EOT	C+1	NC	R = 01	NC	
	0	Less than EOT	NC	NC	R + 1	NC	
1	0	Equal to EOT	NC	LSB	R = 01	NC	
	1	Less than EOT	NC	NC	R+1	NC	
	1	Equal to EOT	C+1	LSB	R = 01	NC	

Notes: 1. NC (No Change): The same value as the one at the beginning of command execution.

2. LSB (Least Significant Bit): The least significant bit of H is complemented.

Write Deleted Data

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

Read Deleted Data

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field and SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

Read A Track

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire data field from each of the sectors are read. Immediately after encountering the INDE HOLE, the FDC starts reading all data fields on the track, as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command. This command terminates when number of sectors read is equal to EOT. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDE HOLE for the second time, then it sets the MA (missing address mark) flag in Status register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

Read ID

The READ ID command is used to give the present position of the recording head. The FDC stores the values from the first ID field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA 9 (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively. During this command there is no data transfer between FDC and the CPU except during the result phase.

Format A Track

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3470 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (Number of bytes/sector), SC (Sectors/Cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with nonsequential sector numbers, if desired.





Та	bl	е	6	.4
----	----	---	---	----

Mode	Sector Size	N	SC	GPL (1)	GPL (2,3)	
	8" Drives (360 RPM, 500 kb/s)					
FM	128 256 512 1024 2048 4096	00 01 02 03 04 05	1A 0F 08 04 02 01	07 0E 1B 47 C8 C8	1B 2A 3A 8A FF FF	
MFM	256 512 1024 2048 4096 8192	01 02 03 04 05 06	1A 0F 08 04 02 01	0E 1B 35 99 C8 C8	36 54 74 FF FF FF	
	5 1/4" DF	RIVES (3	300 RPM	, 250 KB/S)		
FM	129 128 256 512 1024 2048	00 00 01 02 03 04 01	12 10 08 04 02 01 12	07 10 18 46 C8 C8 C8 OA	09 19 30 87 FF FF 0C	
MFM	256 256 512 1024 2048 4096	01 01 02 03 04 05	10 08 04 02 01	20 2A 80 C8 C8	0C 32 50 F0 FF FF	
3 1/2" DRIVES (300 RPM, 250 KB/S)						
FM	128 256 512	00 01 02	0F 09 05	07 09 1B	1B 2A 3A	
MFM	256 512 1024	01 02 03	0F 09 05	0E 1B 35	36 54 74	

Notes: 1. Suggested values of GPL in Read or Write command to avoid splice point between data field and ID field of contiguous sections.
2. Suggested value of GPL in Format command.
3. All values except sector size and hexadecimal.
4. In MFM mode the FDC cannot perform a Read/Write/Format

- operation with 128 bytes/sector (N=00)



The processor must send new values for C, H, R, and N to the FDC for each sector on the track. If FDC is set for DMA mode, it will issue 4 DMA requests per sector. If it is set for interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, R and N load for each sector. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively. Table 6.4 shows the relationship between N, SC, and GPL for various sector sizes.

Scan Commands

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system. The FDC compares the data on a byteby-byte basis, and looks for a sector of data which meets the conditions of DFDD = PROCESSOR, DFDD <D PROCESSOR, OR DFDD >D PROCESSOR. The hexidecimal byte of FF either from memory or FDD can be used as a mask byte because it always meet the condition of the compare. Ones complement arithmetic is used for comparison (FF = largest number, 00 =smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremental (R + STP --> R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 6.5 shows the status of bits SH and SN under various conditions of SCAN.

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

00111115	STATUS REG	COMMENT	
COMMAND	BIT 2 = SN BIT3 = SH		
Scan Equal	0 1	1 0	DFDD=DCPU DFDD<>DCPU
Ssan Low or Equal	0 0 1	1 0 0	D <i>FDD</i> = D <i>CPU</i> D <i>FDD</i> < D <i>CPU</i> D <i>FDD</i> > D <i>CPU</i>
Scan High or Equal	0 0 1	1 0 0	D <i>FDD</i> = DCPU D <i>FDD</i> > DCPU D <i>FDD</i> < DCPU

Table 6.5 : SH and SN Status

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23 and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT has been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 microsec (FM Mode) or 13 microsec (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

Seek

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. FDC has four independent Present Cylinder Registers for each drive. They are clear only after Recalibrate command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number) and, if there is a difference, performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.) PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)



The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high. Bits DB0-DB3 in Main Status Register are set during seek operation and are cleared by Sense Interrupt Status command.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once. No other command could be issued for as long as FDC is in the process of sending Step Pulses to any drive.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

If the time to write 3 bytes of seek command exceeds 150 microsec, the timing between first two Step Pulses may be shorter than set in the Specify command by as much as 1 ms.

Recalibrate

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulses have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the Seek Command, also applies to the RECALIBRATE Command.

Sense Interrupt Status

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
 - a. Read Data Command
 - b. Read a Track Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - f. Format a Cylinder Command
 - g. Write Deleted Data Command
 - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an execution phase in NON-DMA Mode, DB5 in Main Status Register is high. Upon entering Result Phase this bit gets clear. Reasons 1 and 4 do not require Sense Interrupt Status command. The interrupt is cleared by reading/writing data to FDC. Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt. See Table 6.6.

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN). See Table 6.6.

Issuing Sense Interrupt Status Command without interrupt pending is treated as an invalid command.

Specify

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms...OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the HeadLoad signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms...7F = 254 ms).

The time intervals mentioned above are a direct function of the clock. Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

Sense Drive Status

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information stored internally in FDC registers.

Invalid

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. No interrupt is generated by the FDC765 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both High (1) indicating to the processor that the FDC is in the Result Phase and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find an 80 hex indicating an invalid command was received.



A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

Version

The Version command was added to distinguish the uPD765B from the uPD765A. The response to this command is the same as the Invalid command except that a processor read of Status Register 0 returns 90 Hex instead of 80 Hex.

6.6 Digital Data Separator

The 82C721 on-chip Digital Data Separator (DDS) consists of a digital Phase Lock Loop and its associated circuitry. The

circuitry consists of a sampler (phase detector), a ROM lookup table and a programmable fractional counter.

In the 82C721 digital data separator, the reference clock of 24 MHz is divided by N to provide 16X clock to the pulse recognition logic. This clock is the reference for the speed tracking circuit. The adjustment logic uses a lookup table to provide the correction of +/- 1/8 of the reference clock. The comparator will correct incoming pulses in five regions. The five ranges are normal, late, very late, early and very early. The first range is the normal range where there is no correction and the count remains unchanged. The two regions on either side of the normal range, namely early and late, correct the count by +/- 1/8 of the clock at the end of the count. The next two ranges on either side of normal, namely very early and very late, correct the count by +/- 1/8 of the clock immediately. The block diagram of the digital data separator is shown below.




Figure 6.1 Digital Data separator Block Diagram

Table 6.6	Та	bl	le	6.	6
-----------	----	----	----	----	---

STATUS	S REGIST	ER 0	
SEEK END	INTERRUPT CODE		
BITS 5	BIT 6	BIT 7	CAUSE
0	1	1	Ready Llne changed state, either polarity
1	1	0	Normal Termination of Seek or Recalibrate Command
1	1	0	Abnormal Termination of Seek or Recalibrate Command



6.7 DRIVE POLLING

The 82C721 supports the polling mode of the older 82C765. This mode is supported for the sole purpose of providing backwards compatibility with software that expects it's presence.

Each of the drives is selected for a period of time and its READY signal sampled. After a delay, the next drive is selected. Since the 82C721 does not support READY in this capacity (internally tied true), the polling sequence is only simulated and does not affect the drive select lines (DRV0-3) when it is active. If enabled, it occurs whenever the 82C721 is waiting for a command or during SEEKs and RECALIBRATEs.

Each drive is assumed to be not ready after a reset and a "ready" value for each drive is saved in an internal register as the simulated drive is polled. An interrupt will be generated on the first polling loop because of the initial "not ready" status. This interrupt must be followed with a SENSE INTERRUPT STATUS command from the host to clear the interrupt condition for each of the four logical drives.

6.8 Crystal/Clock

The 24 MHz crystal clock can be supplied by either crystal or MOS level oscillator. The typical crystal circuit with recommended values is shown in figure 5.3.

D1 **	D0	DRVTYP Pin	Data Rate MFM (Kb/s)	Normal* Precomp (ns)	Alternate* Precomp (ns)	RPM/LC Pin Level
0	0	Х	500	125	125	High
0	1	0	250	125	250	Low
0	1	1	300	208	208	Low
1	0	0	250	125	250	Low
1	0	1	250	125	250	Low
1	1	0	1000	63	83	High
1	1	1	1000	83	83	Low

Table 6.8: Data Rate and Precompensation Values

* Normal values when PREN pin set low; alternate values when PREN pin set high. **D0 and D1 are Data Rate Control Bits.



6.9 INSTRUCTION SET DESCRIPTION

SYMBOL	NAME	DESCRIPTION
С	Cylinder Number	The current /selected cylinder (track) number 0 through 76 of the medium.
D	Data	The Data pattern which is going to be written into a Sector.
D7-D0	Data Bus	8-bit Data bus. D7 is a most significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the Data Length which users are going to read out or write into the Sector.
EOT	End Of Track	The final Sector number of the Cylinder. During R/W, the FDC stops data transfer after a sector # equal to EOT.
GPL	Gap Length	The length of Gap 3. During R/W command, this value determines the # of bytes that VCO will stay low after 2
н	Head Address	CRC bytes. During Format, it determines the size of Gap 3. Head Number 0 or 1 as specified in ID field.
HD	Head	Selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words)
HLT	Head Load Time	Head Load Time in the FDD (2 to 254 ms in 2ms steps).
HUT	Head Unload Time	Head Unload time after Read/Write operation (16 to 240ms in 16ms increments).
MF	FM or MFM mode	If MF is low, FM mode is selected. High is MFM mode.
MT	Multi-Track	If MT is high, multi-track operation is performed. If MT=1 after finish ing the R/W on side 0,FDC automatically starts
Ν	Number	searching for sector 1 on side 1. Number of Data Bytes written into a sector.
NCN	New Cylinder Num.	New Cylinder Number which is reached as a result of the
ND	Non-DMA mode	Seek operation. Desired position of Head. Operation in non-DMA mode.
PCN	Present Cyl. Num.	Cylinder number at the completion of SENSE INTERRUPT.
R	Record	STATUS command. Position of Head at the present time. Sector number which will be read or written.
R/W	Read/Write	Read or Write signal.
SC	Sector	Number of Sectors per Cylinder.
SK	Skip	Skip Deleted Data Address Mark.
SRT	Step Rate Time	Stepping Rate of FDD. (1 to 16ms in 1 ms increments.) Stepping rate applied for all drivers (F =1ms, E = 2ms)
ST0 ST1	Status 0 Status 1	Four registers store the status information after a command is executed. This information is available
ST2 ST3	Status 2 Status 3	during the result phase and read only after a command has been executed.
ST3 STP		During SCAN operation, if STP=1, the data in contiguous
US0,US1	Unit Select	sectors is compared byte by byte with data sent from CPU; and if STP=2, the alternate sectors are read and compared. Selected drive number 0 or 1. Programmed in commands. Not used for external drive selection, which is based on Digital Output Register.



Instruction Set Description (continued)

PHASE	R/W	DATA BUS	REMARKS	DUAGE	DAA	DATA BUS	REMARKS
FRASE	r/w	D7 D6 D5 D4 D3 D2 D1 D0		PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
		FORMAT A TRACK				READ ID	
Command	W W	0 MF 0 0 1 1 0 1 X X X X X HD US1 US0	Command Code	Command	W W	0 MF 0 0 1 0 1 0 X X X X X HD US1 US0	Command Code
	W W W W	N SC GPL D	Bytes/Sector Sectors/Track Gap 3 Filter byte	Execution	R	ST 0	The first correct ID information on cylinders stored in Data Register
Execution Result	R R R R R R R	ST 0 ST 1 ST 2 C	STATUS information after Command Execution	Result	R R R R R R	ST 1 ST 2	Status information after the execution. Sector ID read during execution phase
	R R	RNN	ID information has no meaning	PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
						D7 D6 D5 D4 D3 D2 D1 D0 SENSE INTERRUPT STATUS	
		DATA BUS			W		Command Code
PHASE	R/W	DATA BOS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS				
		RECALIBRATE		Result Command	R R	STO PCN	Status information at the end of Seek
Command	W	0 0 0 0 0 1 1 1	Command Code				operation about FDC
	w	X X X X X X 0 US1 US0					
Execution			Head retracted to Track 0	PHASE	R/W	DATA BUS	REMARKS
	<u> </u>					D7 D6 D5 D4 D3 D2 D1 D0 SENSE DRIVE INTERRUPT	
		DATA BUS			W	0 0 0 0 0 1 0 0	Command Code
PHASE	R/W	DATA BOS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS		W	X X X X X HD US1 US0	
		SEEK	<u> </u>	Result Command	R	ST 3	Status information about the FDC
Command	W W	0 0 0 0 1 1 1 1 X X X X X HD US1 US0	Command Code				
	W	NCN		PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Execution			Head is positioned over			SPECIFY	
			proper cylinder on diskette.	Command	W	0 0 0 0 0 0 1 1	Command code
				Command	w		Command Code
					W		
PHASE	R/W	DATA BUS	REMARKS	DUADE	DAA	DATA BUS	REMARKS
		D7 D6 D5 D4 D3 D2 D1 D0		PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REWARKS
	I	INVALID				VERSION	
Command	W	Invalid Codes	Invalid Code FDC in standby	Command	W	X X X 1 0 0 0 0	Invalid Code FDC in standby
Result	R	ST 0	ST 0 = 80H	Result	R	ST 0	ST 0 = 90H



Instruction Set Description (continued)

PHASE	R/W	DATA BUS	REMARKS	PHASE	R/W	DATA BUS	REMARKS
FHASE	17/10	D7 D6 D5 D4 D3 D2 D1 D0	TELM, THE	FHAGE		D7 D6 D5 D4 D3 D2 D1 D0	T(EIM) artito
		READ A TRACK				SCAN EQUAL	
Command Execution Result	хххххх ≲ ≲≲≲≲≲≲	X X X X X HD US1 US0	Command Code Sector ID information prior to Command execution. Data transfer between CPU and FDD FDC reads all data fields from index hole to EOT STATUS and Sector ID information after Command execution	Command Execution Result	алалал ≤≤≤≤≤≤≤	X X X X X HD US1 US0 	Command Code Sector ID information prior to Command execution. Data compared between FDD and CPU STATUS and Sector ID information after Command execution

PHASE	R/W	DATA BUS	REMARKS	PHASE	R/W	DATA BUS	REMARKS
THAGE	10/00	D7 D6 D5 D4 D3 D2 D1 D0		THAGE	10/00	D7 D6 D5 D4 D3 D2 D1 D0	
		SCAN LOW OR EQUAL				SCAN HIGH OR EQUAL	
Command Execution Result	лллллл ≤≤≤≤≤≤≤	X X X X HD US1 US0 	Command Code Sector ID information prior to Command execution. Data compared between FDD and CPU STATUS and Sector ID information after Command execution	Command Execution Result	лллллл <<<<<<<<	MT MF SK 1 1 1 0 1 X X X HD US1 US0	Command Code Sector ID information prior to Command execution. Data compared between FDD and CPU STATUS and Sector ID information after Command execution



Instruction Set Description (continued)

PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS	PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
		READ DATA	-			READ DELETED DATA	
Command Execution Result	\$\$\$\$\$\$\$\$\$\$	MT MF SK 0 0 1 1 0 X X X X X HD US1 US0 	Command Code Sector ID information prior to Command execution. The 4 bytes are commanded against header. Data transfer between CPU and FDD STATUS and Sector ID after Command execution	Command Execution Result	xxxxxx \$\$\$\$\$	MT MF SK 0 1 1 0 0 X X X X HD US1 US0	Command Code Sector ID information prior to Command execution. The 4 bytes are commanded against header. Data transfer between CPU and FDD STATUS and Sector ID after Command execution

PHASE	R/W	DATA BUS	REMARKS	PHASE	R/W	DATA BUS	REMARKS
	10/00	D7 D6 D5 D4 D3 D2 D1 D0		THAGE	10,00	D7 D6 D5 D4 D3 D2 D1 D0	
		WRITE DATA				WRITE DELETED DATA	
Command Execution Result	хллллл ≲ ≲≲≲≲≲≲	MT MF 0 0 1 0 1 X X X X HD US1 US0	Command Code Sector ID information prior to Command execution. The 4 bytes are commanded against header. Data transfer between CPU and FDD STATUS and Sector ID after Command execution	Command Execution Result	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X X X X X HD US1 US0 	Command Code Sector ID information prior to Command execution. The 4 bytes are commanded against header. Data transfer between CPU and FDD STATUS and Sector ID after Command execution





7.0 82C721 Configuration

7.1 Introduction

The 82C721 configurations is programmed thru software. The routine is integrated into the system BIOS. Therefore, DIP switches and jumpers are not required, which means that it is no longer necessary to open the chassis to change the configuration of a peripheral. As a result, no BIOS changes are necessary to migrate from an 82C711 design to an 82C721.

7.2 82C721 Configuration

In order to setup or change the configuration of the UPC, two consecutive I/O addresses (one even and one odd; these should not conflict with any existing devices) are used to select and access the internal configuration registers. The configuration sequence is intentionally complicated to prevent accidental changes to the 82C721 configuration by an errant program. Any deviation from the sequence described below will cause the configuration state machine to return to its initial idle state.

By IBM PC convention, the addresses 3F0H-3F7H are reserved for Floppy Disk Controller (FDC). In the 82C721, 3F0H-3F1H addresses are used for configuration of the state machine.

The configuration sequence is divided into three steps:

- 1) Entering the configuration mode
- 2) Configuring the 82C721
- 3) Escaping the configuration mode.

The description of each step with examples is as follows:

7.2.1 Entering configuration mode

To enter the configuration mode, two consecutive writing 55H to port 3F0H. Note that any deviation from the above sequence will cause the configuration state machine to return to its initial idle state.

Example: (In 80XX assembly language)

MOV	DX,3F0H	;Port Address
MOV	AL,55H	;Data
OUT	DX,AL	
OUT	DX,AL	

7.2.2 Configuring the 82C721

The 82C721 has five configuration registers (CR0-CR3) which can be written or read.

To write data to CR0-CR4

- Write XNH to 3F0H where

N = 0 to 3 (Bit 0-3 are used.) (Configuration Index Register) X = 4 to 7 (Bit 4-7 are don't care)

-Write <data> to 3F1H where

<data> = data needed to be written into register
pointed by the Index Register.

To read the content from the CR0-CR4, the bit 7 of CR#1 needs to be set to 1 to enable the reading of these resisters.

- Write XNH to 3F0H where

N =	0 to 3 (Bit 0-3 are used.)
	(Configuration Index Register)
X =	4 to 7 (Bit 4-7 are don't care)

-Read <data> from 3F1H

Examples:

To access register 0 to turn on the oscillator and enable all ports:

MOV MOV	DX,3F0H AL,00H	;Access CR#0
OUT	DX.AL	
MOV	DX,AL DX.3F1H	:Set necessary
MOV	AL,0BFH	;Set necessary
OUT	,	,Dit
001	DX,AL	

To access register 2 to set the serial port 1 address to COM1, serial 2 in COM3 and put them in Normal mode.

MOV MOV	DX,3F0H	;Access CR# 2
	AL,02H DX.AL	
MOV	DX,3F1H	
MOV	AL,0EAH	
OUT	DX,AL	

7.2.3 Escaping configuration mode

To escape configuration mode, write AAH value in port 3F0H

MOV	DX,3F0H
MOV	AL,0AAH
OUT	DX,AL



7.2.4 Configuration example

The below sample configuration program is written in the 8086 assembly language.

Enter configuration mode				
	Ū.	mode		
MOV MOV OUT OUT	DX,3F0H AX,55H DX,AL DX,AL	;Port Address ;Data		
*****	* * * * * * * * * * * * * * * *	******		

*****		ure the 82C721	******
	MOV	DX,3F0H	;Access CR#0

MOV OUT MOV MOV OUT	AL,00H DX,AL DX,3F1H AL,0BFH DX,AL	;Set necessary ;bit
MOV MOV OUT MOV MOV OUT	DX,3F0H AL,02H DX,AL DX,3F1H AL,0EAH DX,AL	;Access CR# 2

Escape the configuration mode

MOV	DX,3F0H
MOV	AL,0AAH
OUT	DX,AL

7.3 Configuration Register Description

There are five configuration registers in the 82C721 which must be initialized. Settings are retained as long as standby power is maintained.

These registers are not affected by the RESET signal and are set to their default state only upon power up. Table 6-1 depicts the configuration registers in the 82C721. The definitions for each of the bits in the 82C721 configuration registers are shown below.

Configuration Register 00H

This register is located at CRI off-set 00H. Bit definitions are as follows:

Bit 7: Valid Configuration.

This bit indicates that a valid configuration cycle has taken place. The configuration software should set this bit to 1 after it has initialized the required configuration registers.

- VALUE FUNCTION
- Invalid Configuration Indicates that power has been applied to the UPC but the configuration registers have not yet been fully initialized. A reset from the RESET pin has no effect on this bit. (Default upon power-up)

1 Valid Configuration

Indicates that the configuration software has initialized all necessary configuration registers since the last time power was applied to the UPC.

Bits 6-5: Serial Port and Floppy Oscillator Enable.

VALUE FUNCTION

- b6 b5
- 0 0 Oscillator always ON.
- 0 1 Oscillator is ON, BR Generator is ON when PWRGD is active, otherwise it is OFF, default.
- 1 0 Oscillator is ON, BR Generator is ON when PWRGD is active, otherwise it is OFF.
- 1 1 Oscillator always OFF.

VALUE DESCRIPTION

- 0 Oscillator ON, BR Generator Clock ENABLED In this state the oscillator and Baud Rate Generator Clock are always enabled and are not shut off when the PWRGD pin becoming inactive.
- Oscillator ON, BR Generator Clock ENABLED In this state, the oscillator and BR Generator Clock are ON and ENABLED respectively as long as the PWRGD pin is active. When PWRGD becomes inactive, these two are shut down.
- 2 Oscillator ON, BR Generator Clock ENABLED. In this state, the oscillator and BR Generator Clock are ON and ENABLED respectively as long as the PWRGD pin is active. When PWRGD becomes inactive, these two are shut down.
- 3 Oscillator OFF, BR Generator Clock DISABLED

Bit 4: Enable FDC.

- 0 FDC Disabled.
- 1 FDC Enabled (Default)
- Bit 3: Power up FDC
- 0 FDC power down
- 1 FDC power up (default)
- Bit 2: Reserved (R/W)
- Bit 1: IDE AT/XT select
- 0 IDE XT type
- 1 IDE AT type (Default)
- Bit 0: Enable IDE
- 0 IDE Disabled
- 1 IDE Enabled (default)

Configuration Register 01H

This register is located at CRI offset 01H. Bit definitions are as follows:

- Bit 7: Enable CR0-CR4 reading bit
- 0 Disable the reading of CR0-CR4
- 1 Enable the reading of CR0-CR4(default)



Bit 6,5: Select COM3,COM4 address COM3 COM4

	CONS	001014	
00	338H	238H	(Default)
01	3E8H	2E8H	
10	2E8H	2E0H	
11	220H	228H	

Bit 4: IRQ polarity select

- 0 IRQ active low, inactive is hi-Z
- 1 IRQ active high, inactive low (Default)

Note that when IRQ is active low, IRQ output is low when it is inactive. When IRQ is active low, IRQ output is tri-stated. This allows the sharing interrupt.

Bit 3: Parallel port mode

- 0 Extended Parallel Port Mode (Bidirectional)
- 1 Printer Mode (Default)

Bit 2: Parallel port power down

- 0 Power down mode
- 1 Normal mode (Default)

Bit 1,0: Parallel Port Address selection

- 0 0 Disabled
- 0 1 3BCH
- 10 378H
- 1 1 278H (Default)

Configuration Register 02H

This register is located at CRI offset 02H. Bit definitions are as follows:

- Bit 7: Secondary serial port power down.
- 0 Power down mode
- 1 Normal mode (Default)
- Bit 6: Secondary serial port disable
- 0 Disabled
- 1 Enabled (Default)
- Bit 5,4: Secondary serial port address select
- 0 0 COM1,3F8H
- 0 1 COM2,2F8H (Default)
- 1 0 COM3, depending on bit5,6 of CR#1
- 1 1 COM4, depending on bit5,6 of CR#1
- Bit 3: Primary serial port power down.
- 0 Power down mode
- 1 Normal mode (Default)
- Bit 2: Primary serial port disable
- 0 Disabled
- 1 Enabled (Default)
- Bit 1,0: Primary serial port address select
- 0 0 COM1, 3F8H (Default)
- 0 1 COM 2, 2F8H
- 1 0 COM3, depending on bit 5,6 of CR#1
- 1 1 COM4, depending on bit 5,6 of CR#1

Configuration Register 03H Reserved

- Bit 7: Secondary serial port test mode.
- 0 Normal mode (Default)
- 1 Test mode
- Bit 6: Primary serial port test mode.
- 0 Normal mode (Default)
- 1 Test mode
- Bit 5,4: Floppy Test Enable
- VALUE FUNCTION
- b5 b4
- 0 0: Normal mode. Test disable
- 0 1: TBD
- 1 0: TBD
- 1 1: TBD
- Bits 3-0: TBD

Configuration Register 04H

Bit 7-1: Reserved

Bit 0: Bit 0 is used to select the divider of 24MHz clock for serial port 2.

- 1 Divided by 13 for Serial Port 2 (Default)
- 0 Divided by 12 (MIDI application)

The Musical Instrumental Digital Interface (MIDI) operates at 31.25Kbaud (+/- 1%) which can be derived from 125KHz. (24MHz/12 = 2MHz, 2MHz/16 = 125KHz)



OFFSET	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	DEFAULT
00Н	Valid			FDC Enable	FDC Pwrdwn	Resvr.	IDE AT/XT	IDE enable	3FH
01H	Enabl RConF	COM3,4 IRQ address polarity		Parallel Mode	Parallel pwrdwn	Parallel address sel.		9FH	
02H	UART2 Pwrdwn	UART2 Enable			UART1 pwrdwn	UART1 enable	UART1 selec	address	DCH
03H	UART2 test	UART1 test	FDC Seleo		Resvr.	Resvr.	Reserved		00H
04H	Reserved					MIDI	01H		

TABLE 7-1 THE 82C721 BIT DEFINITION SUMMARY WITH DEFAULT VALUES



8.1 Introduction

Power management functions are achieved using PWRGD pin (hardware) and Configuration Register bits (software). The 82C721 configuration and register data can be retained during sleep mode with minimum current drain. This makes the 82C721 ideal for laptop environments. Each port of the 82C721 can also be disabled or powered down through configuration registers. This feature enhances the 82C721's flexibility in system integration. The section below discusses the power management of the 82C721.

8.2 Power Management Application

There are three typical operating modes for any system .

- 1) Active mode
- 2) Sleep mode
- 3) Power Down mode.

Active mode:

In this mode, the 82C721 will be powered by a power supply (through an AC outlet) or, in a laptop, by a main battery (NiCd). The configuration registers will be initialized by the System BIOS. In the Active mode, software (BIOS) can power off selected resources when needed to reduce total power consumption.

Sleep mode:

In a Laptop application, the power source is the main battery which can last from 4-12 hours. To save battery energy, the system should be put in sleep mode which draws a minimum current when it is not used. The 82C721 supports this sleep mode feature through PWRGD pin and bits 6 and 5 of configuration register 0H (CR#0H<6,5>). Below is a detailed description of these bit functions.

- b6,b5: Serial Port & Floppy Oscillator Enable.
- 0 0 Oscillator always ON regardless of PWRGD.
- 0 1 Oscillator is ON when PWRGD is high, otherwise it is OFF, default.
- 1 0 Oscillator is ON when PWRGD is high, otherwise it is OFF.
- 1 1 Oscillator is always OFF.

To implement the sleep mode, CR#0H<6,5> should be programmed as 0,1 or 1,0. This turns off the oscillator and minimizes the current drawn by the serial and floppy ports. The PWRGD signal is controlled by user designed sleep mode circuitry. When the system is put in the sleep mode, the sleep mode circuitry will assert PWRGD and isolate the 82C721

from the rest of the system. All outputs are tri-stated, all inputs are disabled and all commands are ignored until the PWRGD is restored to the active state (wake up). This is why CRD is set to 0, 1 or 1, 0.

Power Down mode

In this mode, the power is completely removed from the system. The programmed configuration register data will not be retained. This should not be an issue since the configuration registers will be restored by the system BIOS.

8.3 Enabled and Power Down Register Values

This section summarizes the Enabled/Disabled and Power Up/Down bits for each port.

Serial Port 1

CR#02H<2> = 1Enabled (default) CR#00H<2> = 0Disabled

CR#02H<3> = 1Power Up (default) CR#02H<3> = 0Power Down.

Serial Port 2

CR#02H<6> = 1Enabled (default) CR#00H<6> = 0Disabled

CR#02H<7> = 1Power Up (default) CR#02H<7> = 0Power Down.

Parallel Port

CR#01H<1,0> = 0,1 or 1,0 or 1,1 (Default) EnabledCR#01H<1,0> = 0,0 Disabled

CR#01H<2> = 1Power Up (default) CR#01H<2> = 0Power Down.

Floppy Port

CR#00H<4> = 0Disabled CR#00H<4> = 1Enabled (default)

CR#00H<3> = 1Power Up (default) CR#00H<3> = 0Power Down.

IDE port

CR#00H<0> = 0Disabled CR#00H<0> = 1Enabled (default)



9.0 PC/AT Design Application

9.1 Introduction

This section describes the 82C721 in a PC/AT MOTHERBOARD application. With the 82C721, the complete serial port, parallel port, floppy disk port and IDE interface can be embedded in the motherboard with minimal board space and some cost savings.

9.2 I/O Address Map for the PC/AT

Serial Port

Below is a table of standard PC/AT serial port addresses and the corresponding interrupts.

Physical Address	Interrupt	Logical name
3F8H	IRQ4	COM1
2F8H	IRQ3	COM2
338H / 3E8H 2E8H / 220H	IRQ4	СОМЗ
238H / 2E8H 2E0H / 228H	IRQ3	COM4

Note that the logical name has no bearing on the address assignment. For instance, COM1 logical name is assigned to the first serial port found by the ROM BIOS, regardless of the IRQ and address assignment. However, the address is paired with the assigned interrupt. Also, there is a sequence of the addresses the BIOS will search for.

By default, the 82C721 serial port is set at the 3F8H address, and the interrupt should be hard wired to the IRQ4.

Parallel Port

Physical Address	Interrupt	Logical name
звсн	IRQ5	LPTA
378H	IRQ7	LPTB
278H	IRQ5	LPTC

Note: The logical name has no bearing on the address assignment. For instance, LPT1 logical name is assigned to the first serial port found by the ROM BIOS, regardless of the IRQ and address assignment. However, the address is paired with the assigned interrupt. Also, there is a sequence of the addresses the BIOS will search for.

The IBM PC/AT allows installation of up to 3 parallel ports. These ports have logical names: LPT1, LPT2, LPT3.

The printer port on the Monochrome/Printer Adaptor which is addressed at 3BCH will be LPT1 when it is installed, then the LPTC (278H) on 82C721 (if configured) will be LPT2.

By default, the 82C721 parallel port is set at 278H address, and the interrupt should be hard wired to IRQ 5.

Floppy Disk Controller

The 82C721 integrates an entire PC/AT floppy controller design. The I/O address is mapped into 3F0H-3F7H; there is no need for an external address decoder. The 82C721 is connected directly to the floppy disk interface because of the on-chip 48 mA output buffer. The open collector outputs from the floppy disk interface should be terminated at the 82C721 with a 150 ohm resistor. The floppy interrupt is connected to IRQ6 as PC/AT standard. Below is the table of I/O address maps and drive/media formats.

I/O Address	Access Type	Description
3F0H		Unused
3F1H		Unused
3F2H	Write	Digital Output Register
3F3H		Unused
3F4H	Read	Main Status Register
3F5H	R/W	Data Register
3F6H		Unused
3F7H	Write	Data Rate Select Reg.
3F7H	Read	Digital Input Register

I/O Address Map for Floppy

The description of these registers can be found in the Floppy Section.

Drive	and	Media	for	PC/AT	

Drive Speed (RPM)	Capacity (Kbyte)	Data Rate (Kbps)	Sector	Cyl.
300	360	250	9	40
360 *	360	300	9	40
360	1.2Mbyte	500	15	80

*When a 360 KByte diskette is in the 1.2 MByte drive.



IDE Interface

The 82C721 integrates the complete IDE interface into a single chip. The 82C721 IDE signals connect directly to the IDE connector. Two transceivers whose direction signals are controlled by -IDEENLO and -IDEENHI are required for the low byte and the high byte data.

PC/AT Task File Registers

-		
I/O Address	Type Access	Description
1F0H	R/W	Data Register
1F1H	R	Error Register
	W	Write Precomp.
1F2H 1F3H 1F4H 1F5H 1F6H	R/W R/W R/W R/W	Sector Count Sector Number Cylinder Low Cyllinder High Drive/Head
1F7H	R	Status Register
	W	Command Reg.

PC/AT Alternate Registers

I/O Address	Type Access	Description
3F6H	W	Fixed Disk
3F7H	R	Digital Input

The description of these registers can be found in the IDE interface section.



10.0 Electrical Characteristics

Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units
V _{CC}	Supply Voltage	3.0		7.0	Volts
VI	Input Voltage	-0.5		5.5	Volts
TA	Operating Temperature	0		70	°C
Tstg	Storage Temperature	-40		125	°C

DC Characteristics $Vcc = 5.0 \pm 0.5V$, Temp = 0°C to 70°C (Operating)

Туре	Symbol	Min	Тур	Max	Units	Test Condition
	VCC	4.5	5.0	5.5	V	
0	lol			4.0	mA	V _{OL MAX} = 0.4V
	ЮН			-1.0	mA	VOH MAX = 2.4V
ОН	lol			24	mA	VOL MAX = 0.5V
	ЮН			-12	mA	VOH MAX = 2.4V
OC	lol			24	mA	VOL MAX = 0.5V
	ЮН			-150	μA	$V_{OH MAX} = 2.4 V$
OD	lol			48	mA	VOL MAX = 0.5V
	ЮН			-10	μA	VOH MAX = 2.4V
I	lιL			-0.2	mA	VCC MAX VIL= 0.4V
	μн			20	μA	VCC MAX VIH= 2.7V
	VIL			0.8	V	
	VIH	2.0			V	
ICLK	lιL			-0.2	mA	VCC MAX VIL= 0.4V
	μн			20	μA	VCC MAX VIH= 2.7V
	VIL			0.4	V	
	VIH	3.0			V	
IS				-0.2	mA	VCC MAX VIL= 0.4V
13	μ			-0.2 20		
	ίн	2.2		0.8	μA V	VCC MAX VIH= 2.7V
	VIL	۷.۷	250	0.0	v mV	
	hys		200		111V	
ISTBY				250	μA	
Т	lol			24	mA	$V_{OL MAX} = 0.4 V$
	ЮН			-12	mA	VOH MIN = $2.4V$
ICC			10	40	mA	



AC Electrical Characteristics

Symbol	Description	Min	Max	Units
Host Inte	rface Timing			
t1	RESET width	500		ns
t2	IOR#, IOW# width	150		ns
t3	AEN, IOCS16# setup time to IOR#, IOW#	40		ns
t4	AEN, IOCS16# hold time from IOR#, IOW#	10		ns
t26	Address bus setup time to IOR#, IOW#	40		ns
t27	Address bus hold time from IOR#, IOW#	10		ns
t5	Data setup time to IOW#	40		ns
t6	Data hold time from IOW#, IOR#	10		ns
t7	Data bus delay from IOR#		100	ns
t8	Data bus hold time from IOR#, IOW#	10	60	ns
IDE Interf	ace Timing			
t14	IDEENLO#, IDEENHI# delay from AEN, IOCS16#		40	ns
t15	IDEENLO#, IDEENHI# delay from address bus		40	ns
t16	IDED7 to DATA bus bit 7 delay (READ cycle)		60	ns
t17	DATA bus bit 7 to IDED7 delay		50	ns
DMA Inte	rface Timing			
t18	DACK# setup time to IOR#, IOW#	40		ns
t19	DACK# hold time from IOR#, IOW#	40		ns
t20	DACK to IDEENLO#, IDEENHI# delay		40	ns
t21	AEN, IOCS16#, to IDEENLO#, IDEENHI# delay		40	ns
Serial Po	rt Timing			
t28	IOW# to RTS#, DTR# delay		200	ns
	-			

128	IOW# to RTS#, DTR# delay		200	ns
t22	IOW# to SINTR delay	10	100	ns
t23	SINTR active delay from CTS#, DSR#, DCD#		100	ns
t24	SINTR inactive delay from IOR# (leading edge)		120	ns
t25	SINTR inactive delay from IOW# (trailing edge)		125	ns



AC Electrical Characteristics (continued)

Symbol	Description	Min	Тур	Max	Units	Test Condition
Write Clo	ock					
t30 (1)	Floppy Clock cycle		125		ns	8 MHz
	Derived from 24 MHz source		208.3		ns	4.8 MHz
			250		ns	4 MHZ
t31 (1)	Write clock active high		2		t30	
t32 (1)	Delay from rising FCLK to rising WCLK	0		40	ns	
t33 (1)	Delay from rising FCLK to falling WCLK	0		40	ns	
Read Op	eration					
t34	Read data active high	40			ns	
t35 (1)	Window setup time to read data	15			ns	
t36 (1)	Window hold time from read data	15			ns	
Write Op	eration					
t38 (1)	Write Clock cycle		16		t30	MFM=0, 5 1/4"
			8		t30	MFM=1, 5 1/4"
			8		t30	MFM=0, 8"
			4		t30	MFM=1, 8"
			8		t30	MFM=0, 3 1/2"
			4		t30	MFM=1, 3 1/2"
t39 (1)	Write clock rise/fall time			20	ns	
t40	WCLK to WGATE# delay	10		80	ns	
t42	WDATA# delay from rising WCLK	10		80	ns	
t43	WDATA# width	t30-50			ns	
Seek Op	eration					
t44 (1)	DRV0#, 1 setup time to RW/seek	12			μs	8 MHz CLK (2)
t45 (1)	RW/Seek setup time to DIR	7			μs	8 MHz CLK (2)
t47 (1)	SEEK hold time to DIR	30			μs	8 MHz CLK (2)
t48	STEP# active time	6	7	8	μs	8 MHz CLK (2)
t50	DIR hold time after STEP#	24			μs	8 MHz CLK (2)
t51	DIR setup time to STEP#	10			μs	8 MHz CLK (2)
t52	STEP# cycle time	33			μs	8 MHz CLK (2)

Note:

These are internal signals.
 Double these values for a 4 MHz clock period.

AC Electrical Characteristics (continued)

Symbol	Description	Min	Тур	Max	Units
Clock Tim	ing				
tH	Clock high	16			ns
tL	Clock low	16			ns
tR	Clock rise time			10	ns
tF	Clock fall time			10	ns
tP	Clock period		41.66		ns

Figure 10-1: Clock Timing




Figure 10-2: Write Clock




Figure 10-3: FDD Read Operation










Figure 10-4: FDD Write Operation










Figure 10-6: Host Interface Timing






Figure 10-7: DMA Timing



Figure 10-8: Serial Port Timing






Figure 10-9: Parallel Port Timing







Figure 10-10 IDE Interface Timing













Chips and Technologies, Inc. 2950 Zanker Road San Jose, California 95134 Phone: 408-434-0600 FAX: 408-894-2080 Title: 82C721 Data Sheet

Publication No.: DS164.1 Stock No.: 010164-002 Revision No.: 3.0